KR100459738B1 - 향상된타이머성능을가진집적회로입력/출력프로세서 - Google Patents

향상된타이머성능을가진집적회로입력/출력프로세서 Download PDF

Info

Publication number
KR100459738B1
KR100459738B1 KR1019960053573A KR19960053573A KR100459738B1 KR 100459738 B1 KR100459738 B1 KR 100459738B1 KR 1019960053573 A KR1019960053573 A KR 1019960053573A KR 19960053573 A KR19960053573 A KR 19960053573A KR 100459738 B1 KR100459738 B1 KR 100459738B1
Authority
KR
South Korea
Prior art keywords
channel
timebase
timer
bus
pin
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019960053573A
Other languages
English (en)
Korean (ko)
Other versions
KR970028966A (ko
Inventor
버나드 골러 버논
린 밀러 게리
리베라 데이빗
Original Assignee
모토로라 인코포레이티드
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 모토로라 인코포레이티드 filed Critical 모토로라 인코포레이티드
Publication of KR970028966A publication Critical patent/KR970028966A/ko
Assigned to 프리스케일 세미컨덕터, 인크 reassignment 프리스케일 세미컨덕터, 인크 권리의 전부이전등록 Assignors: 모토로라 인코포레이티드
Application granted granted Critical
Publication of KR100459738B1 publication Critical patent/KR100459738B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F15/00—Digital computers in general; Data processing equipment in general
    • G06F15/76—Architectures of general purpose stored program computers
    • G06F15/78—Architectures of general purpose stored program computers comprising a single central processing unit
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F3/00—Input arrangements for transferring data to be processed into a form capable of being handled by the computer; Output arrangements for transferring data from processing unit to output unit, e.g. interface arrangements

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Human Computer Interaction (AREA)
  • Bus Control (AREA)
  • Measurement Of Unknown Time Intervals (AREA)
  • Electronic Switches (AREA)
  • Information Transfer Systems (AREA)
KR1019960053573A 1995-11-13 1996-11-13 향상된타이머성능을가진집적회로입력/출력프로세서 Expired - Fee Related KR100459738B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US08/555,456 US5634045A (en) 1995-11-13 1995-11-13 Integrated circuit input/output processor having improved timer capability
US555,456 1995-11-13

Publications (2)

Publication Number Publication Date
KR970028966A KR970028966A (ko) 1997-06-26
KR100459738B1 true KR100459738B1 (ko) 2005-04-19

Family

ID=24217325

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019960053573A Expired - Fee Related KR100459738B1 (ko) 1995-11-13 1996-11-13 향상된타이머성능을가진집적회로입력/출력프로세서

Country Status (6)

Country Link
US (1) US5634045A (cg-RX-API-DMAC7.html)
EP (1) EP0773491A3 (cg-RX-API-DMAC7.html)
JP (1) JPH09146779A (cg-RX-API-DMAC7.html)
KR (1) KR100459738B1 (cg-RX-API-DMAC7.html)
CN (1) CN1159619A (cg-RX-API-DMAC7.html)
TW (1) TW309603B (cg-RX-API-DMAC7.html)

Families Citing this family (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5812833A (en) * 1995-11-13 1998-09-22 Motorola, Inc. Timer bus structure for an integrated circuit
US6233636B1 (en) 1998-12-03 2001-05-15 International Business Machines Corporation Method and system for allowing PCI bus transactions to be performed at higher operating frequencies
GB2369751A (en) * 2000-11-30 2002-06-05 Nokia Mobile Phones Ltd Communication of data
US7024579B2 (en) * 2002-08-27 2006-04-04 Stmicroelectronics S.R.L. Configurable timing system having a plurality of timing units interconnected via software programmable registers
JP4994254B2 (ja) * 2007-03-08 2012-08-08 ルネサスエレクトロニクス株式会社 データプロセッサ及び制御システム
KR102683747B1 (ko) * 2019-01-22 2024-07-11 에스케이하이닉스 주식회사 반도체 메모리 장치
US11366488B1 (en) 2021-05-20 2022-06-21 Nxp Usa, Inc. Timer for use in an asymmetric mutli-core system
CN115047852A (zh) * 2022-06-16 2022-09-13 神龙汽车有限公司 一种车辆软件刷写方法和系统

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0355363A2 (en) * 1988-08-19 1990-02-28 Motorola, Inc. Integrated circuit timer with multiple channels and dedicated service processor
US4952367A (en) * 1988-08-19 1990-08-28 Motorola, Inc. Timer channel for use in a multiple channel timer system
US5129078A (en) * 1988-08-19 1992-07-07 Groves Stanley E Dedicated service processor with inter-channel communication features
US5535376A (en) * 1993-05-18 1996-07-09 Motorola, Inc. Data processor having a timer circuit for performing a buffered pulse width modulation function and method therefor

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH06103507B2 (ja) * 1984-11-02 1994-12-14 株式会社日立製作所 パルス入出力プロセッサ及びそれを用いたマイクロコンピュータ
US4942522A (en) * 1988-08-19 1990-07-17 Motorola, Inc. Timer channel with multiple timer reference features
US5117498A (en) * 1988-08-19 1992-05-26 Motorola, Inc. Processer with flexible return from subroutine
US5042005A (en) * 1988-08-19 1991-08-20 Motorola, Inc. Timer channel with match recognition features

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0355363A2 (en) * 1988-08-19 1990-02-28 Motorola, Inc. Integrated circuit timer with multiple channels and dedicated service processor
US4952367A (en) * 1988-08-19 1990-08-28 Motorola, Inc. Timer channel for use in a multiple channel timer system
US5129078A (en) * 1988-08-19 1992-07-07 Groves Stanley E Dedicated service processor with inter-channel communication features
US5535376A (en) * 1993-05-18 1996-07-09 Motorola, Inc. Data processor having a timer circuit for performing a buffered pulse width modulation function and method therefor

Also Published As

Publication number Publication date
KR970028966A (ko) 1997-06-26
JPH09146779A (ja) 1997-06-06
US5634045A (en) 1997-05-27
TW309603B (cg-RX-API-DMAC7.html) 1997-07-01
CN1159619A (zh) 1997-09-17
EP0773491A3 (en) 1998-11-04
EP0773491A2 (en) 1997-05-14

Similar Documents

Publication Publication Date Title
US4363094A (en) Communications processor
EP0685799B1 (en) Multi-device connector
US4591977A (en) Plurality of processors where access to the common memory requires only a single clock interval
US6493818B2 (en) Technique for pipelining synchronization to maintain throughput across two asynchronous clock domain boundaries
US5469548A (en) Disk array controller having internal protocol for sending address/transfer count information during first/second load cycles and transferring data after receiving an acknowldgement
EP1226505B1 (en) Generic serial port architecture and system
EP2116938B1 (en) Operation apparatus and control method
EP0453199A2 (en) Computer system with synchronous bus
US6502209B1 (en) Chip with debug capability
US5287457A (en) Computer system DMA transfer
US5729721A (en) Timebase synchronization in separate integrated circuits or separate modules
HK40385A (en) Two-wire bus-system comprising a clock wire and a data wire for interconnecting a number of stations
KR100459738B1 (ko) 향상된타이머성능을가진집적회로입력/출력프로세서
US5812833A (en) Timer bus structure for an integrated circuit
PL164259B1 (pl) Uklad komputerowy PL
EP0476872B1 (en) Work station including interfacing means for transferring data between first and second buses
EP0463775B1 (en) Multiple speed expansion card
US6526535B1 (en) Synchronous data adaptor
US6694385B1 (en) Configuration bus reconfigurable/reprogrammable interface for expanded direct memory access processor
US6161189A (en) Latch-and-hold circuit that permits subcircuits of an integrated circuit to operate at different frequencies
US6473821B1 (en) Multiple processor interface, synchronization, and arbitration scheme using time multiplexed shared memory for real time systems
US5721889A (en) Data transfer between integrated circuit timer channels
US5631853A (en) Flexible configuration of timebases in a timer system
US5701421A (en) Pin and status bus structure for an integrated circuit
US6748475B1 (en) Programmable serial port architecture and system

Legal Events

Date Code Title Description
PA0109 Patent application

St.27 status event code: A-0-1-A10-A12-nap-PA0109

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

PN2301 Change of applicant

St.27 status event code: A-3-3-R10-R13-asn-PN2301

St.27 status event code: A-3-3-R10-R11-asn-PN2301

A201 Request for examination
P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

D13-X000 Search requested

St.27 status event code: A-1-2-D10-D13-srh-X000

D14-X000 Search report completed

St.27 status event code: A-1-2-D10-D14-srh-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U11-oth-PR1002

Fee payment year number: 1

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R11-asn-PN2301

PN2301 Change of applicant

St.27 status event code: A-5-5-R10-R14-asn-PN2301

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20121106

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

FPAY Annual fee payment

Payment date: 20131107

Year of fee payment: 10

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 10

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20141125

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20141125

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000