TW305031B - - Google Patents

Download PDF

Info

Publication number
TW305031B
TW305031B TW085109103A TW85109103A TW305031B TW 305031 B TW305031 B TW 305031B TW 085109103 A TW085109103 A TW 085109103A TW 85109103 A TW85109103 A TW 85109103A TW 305031 B TW305031 B TW 305031B
Authority
TW
Taiwan
Prior art keywords
transaction
bus
processor
deferral
sent
Prior art date
Application number
TW085109103A
Other languages
English (en)
Chinese (zh)
Inventor
L Rabe Jeffrey
Original Assignee
Intel Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Intel Corp filed Critical Intel Corp
Application granted granted Critical
Publication of TW305031B publication Critical patent/TW305031B/zh

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
TW085109103A 1995-09-05 1996-07-25 TW305031B (enExample)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/523,385 US5761444A (en) 1995-09-05 1995-09-05 Method and apparatus for dynamically deferring transactions

Publications (1)

Publication Number Publication Date
TW305031B true TW305031B (enExample) 1997-05-11

Family

ID=24084778

Family Applications (1)

Application Number Title Priority Date Filing Date
TW085109103A TW305031B (enExample) 1995-09-05 1996-07-25

Country Status (9)

Country Link
US (1) US5761444A (enExample)
EP (1) EP0870240B1 (enExample)
KR (1) KR100296633B1 (enExample)
CN (1) CN1146802C (enExample)
AU (1) AU6493796A (enExample)
DE (1) DE69625826T2 (enExample)
MY (1) MY119493A (enExample)
TW (1) TW305031B (enExample)
WO (1) WO1997011418A2 (enExample)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7868390B2 (en) 2007-02-13 2011-01-11 United Microelectronics Corp. Method for fabricating strained-silicon CMOS transistor
US7927954B2 (en) 2007-02-26 2011-04-19 United Microelectronics Corp. Method for fabricating strained-silicon metal-oxide semiconductor transistors

Families Citing this family (45)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5761444A (en) * 1995-09-05 1998-06-02 Intel Corporation Method and apparatus for dynamically deferring transactions
US5928346A (en) * 1996-09-11 1999-07-27 Hewlett-Packard Company Method for enhanced peripheral component interconnect bus split data transfer
EP0931283B1 (de) * 1996-10-08 2001-03-14 Siemens Aktiengesellschaft Verfahren und regelungsstruktur zur momentenvorsteuerung numerisch geregelter, elastischer und damit schwingungsfähiger mehrmassensysteme
US5961621A (en) * 1997-03-28 1999-10-05 Intel Corporation Mechanism for efficiently processing deferred order-dependent memory access transactions in a pipelined system
US5935233A (en) * 1997-05-21 1999-08-10 Micron Electronics, Inc. Computer system with a switch interconnector for computer devices
US6003112A (en) * 1997-06-30 1999-12-14 Intel Corporation Memory controller and method for clearing or copying memory utilizing register files to store address information
US5889968A (en) * 1997-09-30 1999-03-30 Intel Corporation Method and apparatus for interlocking a broadcast message on a bus
US7071946B2 (en) * 1997-12-30 2006-07-04 Micron Technology, Inc. Accelerated graphics port for a multiple memory controller computer system
US6157398A (en) * 1997-12-30 2000-12-05 Micron Technology, Inc. Method of implementing an accelerated graphics port for a multiple memory controller computer system
US6073198A (en) * 1998-03-31 2000-06-06 Micron Electronics, Inc. System for peer-to-peer mastering over a computer bus
US6223238B1 (en) 1998-03-31 2001-04-24 Micron Electronics, Inc. Method of peer-to-peer mastering over a computer bus
US6816934B2 (en) * 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US20030110317A1 (en) * 1998-11-03 2003-06-12 Jasmin Ajanovic Method and apparatus for an improved interface between a memory control hub and an input/output control hub
US6145039A (en) * 1998-11-03 2000-11-07 Intel Corporation Method and apparatus for an improved interface between computer components
US6289406B1 (en) * 1998-11-06 2001-09-11 Vlsi Technology, Inc. Optimizing the performance of asynchronous bus bridges with dynamic transactions
US6275887B1 (en) * 1999-03-17 2001-08-14 Intel Corporation Method and apparatus for terminating a bus transaction if the target is not ready
US6374317B1 (en) 1999-10-07 2002-04-16 Intel Corporation Method and apparatus for initializing a computer interface
US7039047B1 (en) 1999-11-03 2006-05-02 Intel Corporation Virtual wire signaling
US6516375B1 (en) 1999-11-03 2003-02-04 Intel Corporation Peripheral component interconnect (PCI) configuration emulation for hub interface
US6694390B1 (en) * 2000-09-11 2004-02-17 Intel Corporation Managing bus transaction dependencies
US6961800B2 (en) * 2001-09-28 2005-11-01 Hewlett-Packard Development Company, L.P. Method for improving processor performance
US7051145B2 (en) * 2001-12-10 2006-05-23 Emulex Design & Manufacturing Corporation Tracking deferred data transfers on a system-interconnect bus
US7080169B2 (en) 2001-12-11 2006-07-18 Emulex Design & Manufacturing Corporation Receiving data from interleaved multiple concurrent transactions in a FIFO memory having programmable buffer zones
US8214531B2 (en) * 2002-10-24 2012-07-03 Emulex Design & Manufacturing Corporation Network configuration synchronization for hardware accelerated network protocol
US7249173B2 (en) 2002-10-25 2007-07-24 Emulex Design & Manufacturing Corporation Abstracted node discovery
CN100337228C (zh) * 2003-12-26 2007-09-12 华为技术有限公司 远程同步调用过程中的超时自适应方法
US7549004B1 (en) * 2004-08-20 2009-06-16 Altera Corporation Split filtering in multilayer systems
US20060129726A1 (en) * 2004-12-09 2006-06-15 International Business Machines Corporation Methods and apparatus for processing a command
US20080320192A1 (en) * 2007-06-19 2008-12-25 Sundaram Chinthamani Front side bus performance using an early defer-reply mechanism
US8572688B2 (en) * 2011-08-15 2013-10-29 Bank Of America Corporation Method and apparatus for session validation to access third party resources
US9159065B2 (en) 2011-08-15 2015-10-13 Bank Of America Corporation Method and apparatus for object security session validation
US8752157B2 (en) 2011-08-15 2014-06-10 Bank Of America Corporation Method and apparatus for third party session validation
US8726339B2 (en) 2011-08-15 2014-05-13 Bank Of America Corporation Method and apparatus for emergency session validation
US8850515B2 (en) 2011-08-15 2014-09-30 Bank Of America Corporation Method and apparatus for subject recognition session validation
US8572686B2 (en) 2011-08-15 2013-10-29 Bank Of America Corporation Method and apparatus for object transaction session validation
US8572724B2 (en) 2011-08-15 2013-10-29 Bank Of America Corporation Method and apparatus for network session validation
US8601541B2 (en) 2011-08-15 2013-12-03 Bank Of America Corporation Method and apparatus for session validation to access mainframe resources
US8584201B2 (en) 2011-08-15 2013-11-12 Bank Of America Corporation Method and apparatus for session validation to access from uncontrolled devices
US8572690B2 (en) 2011-08-15 2013-10-29 Bank Of America Corporation Apparatus and method for performing session validation to access confidential resources
US8572687B2 (en) * 2011-08-15 2013-10-29 Bank Of America Corporation Apparatus and method for performing session validation
US10481946B2 (en) * 2014-05-12 2019-11-19 Hitachi, Ltd. Information-processing device, processing method thereof, and input/output device
CN106326045B (zh) * 2015-06-30 2019-10-25 展讯通信（上海）有限公司 一种检测总线延时的方法
DE102016212808A1 (de) * 2016-07-13 2018-01-18 Robert Bosch Gmbh Unterbrechungsanforderungs-Verteilereinrichtung und Betriebsverfahren hierfür
US11488141B2 (en) * 2017-09-29 2022-11-01 Apple Inc. Command-based timer for wireless transactions
US11422968B2 (en) * 2020-03-09 2022-08-23 Infineon Technologies LLC Methods, devices and systems for high speed serial bus transactions

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3641505A (en) * 1969-06-25 1972-02-08 Bell Telephone Labor Inc Multiprocessor computer adapted for partitioning into a plurality of independently operating systems
US4148012A (en) * 1975-09-26 1979-04-03 Greer Hydraulics, Inc. Access control system
US4991008A (en) * 1988-12-01 1991-02-05 Intec Video Systems, Inc. Automatic transaction surveillance system
US5553248A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
US5463753A (en) * 1992-10-02 1995-10-31 Compaq Computer Corp. Method and apparatus for reducing non-snoop window of a cache controller by delaying host bus grant signal to the cache controller
US5426740A (en) * 1994-01-14 1995-06-20 Ast Research, Inc. Signaling protocol for concurrent bus access in a multiprocessor system
US6182176B1 (en) * 1994-02-24 2001-01-30 Hewlett-Packard Company Queue-based predictive flow control mechanism
US5524216A (en) * 1994-05-13 1996-06-04 Hewlett-Packard Company Coherent transaction ordering in multi-tiered bus system
US5535340A (en) * 1994-05-20 1996-07-09 Intel Corporation Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge
US5546546A (en) * 1994-05-20 1996-08-13 Intel Corporation Method and apparatus for maintaining transaction ordering and arbitrating in a bus bridge
US5761444A (en) * 1995-09-05 1998-06-02 Intel Corporation Method and apparatus for dynamically deferring transactions

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7868390B2 (en) 2007-02-13 2011-01-11 United Microelectronics Corp. Method for fabricating strained-silicon CMOS transistor
US7927954B2 (en) 2007-02-26 2011-04-19 United Microelectronics Corp. Method for fabricating strained-silicon metal-oxide semiconductor transistors

Also Published As

Publication number Publication date
DE69625826T2 (de) 2003-11-06
US5761444A (en) 1998-06-02
CN1200823A (zh) 1998-12-02
KR100296633B1 (ko) 2001-08-07
KR19990044427A (ko) 1999-06-25
AU6493796A (en) 1997-04-09
WO1997011418A2 (en) 1997-03-27
EP0870240B1 (en) 2003-01-15
MY119493A (en) 2005-06-30
EP0870240A2 (en) 1998-10-14
HK1016300A1 (en) 1999-10-29
WO1997011418A3 (en) 1997-05-09
EP0870240A4 (en) 2001-10-24
DE69625826D1 (de) 2003-02-20
CN1146802C (zh) 2004-04-21

Similar Documents

Publication Publication Date Title
TW305031B (enExample)
US5848279A (en) Mechanism for delivering interrupt messages
KR100253753B1 (ko) 지연 트랜잭션을 실행하기 위한 장치 및 방법
TW394878B (en) Shared bus system with transaction and destination ID
US5459839A (en) System and method for managing queue read and write pointers
US6636927B1 (en) Bridge device for transferring data using master-specific prefetch sizes
US5379386A (en) Micro channel interface controller
TW508522B (en) System input/output interface design for scaling
CA2109043A1 (en) System and method for transferring data between multiple buses
US6301632B1 (en) Direct memory access system and method to bridge PCI bus protocols and hitachi SH4 protocols
US7752374B2 (en) Method and apparatus for host messaging unit for peripheral component interconnect busmaster devices
JP2001117859A (ja) バス制御装置
US6766386B2 (en) Method and interface for improved efficiency in performing bus-to-bus read data transfers
TW514788B (en) Method of delayed transaction in bus system and device using the method
JP3442932B2 (ja) 情報処理システム
US5968144A (en) System for supporting DMA I/O device using PCI bus and PCI-PCI bridge comprising programmable DMA controller for request arbitration and storing data transfer information
TWI233553B (en) Bus system and bus interface for connection to a bus
TW468112B (en) Arbitrating method of bus between control chipsets
TW583572B (en) Bus system and bus interface
US7698493B2 (en) Methods and apparatus for translating write request messages in a computing system
TW322546B (enExample)
TW448365B (en) Bus arbitration method providing preemption function between control chip sets
TW413756B (en) PCI bus compatible master and residing arbiter and arbitration method
US6654845B1 (en) System and method implementing a secondary bus to avoid read data latency
WO1993012486A1 (en) Direct memory access interface for buses of different width

Legal Events

Date Code Title Description
MM4A Annulment or lapse of patent due to non-payment of fees