KR100296633B1 - 동적지연트랜잭션메카니즘 - Google Patents

동적지연트랜잭션메카니즘 Download PDF

Info

Publication number
KR100296633B1
KR100296633B1 KR1019980701672A KR19980701672A KR100296633B1 KR 100296633 B1 KR100296633 B1 KR 100296633B1 KR 1019980701672 A KR1019980701672 A KR 1019980701672A KR 19980701672 A KR19980701672 A KR 19980701672A KR 100296633 B1 KR100296633 B1 KR 100296633B1
Authority
KR
South Korea
Prior art keywords
transaction
bus
issued
processor
delay
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Expired - Fee Related
Application number
KR1019980701672A
Other languages
English (en)
Korean (ko)
Other versions
KR19990044427A (ko
Inventor
재스민 아자노빅
로버트 엔. 멀도
티모시 엠. 도빈스
에디탸 스레니바스
스튜어트 이. 세일러
제프리 엘. 래버
Original Assignee
피터 엔. 데트킨
인텔 코오퍼레이션
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 피터 엔. 데트킨, 인텔 코오퍼레이션 filed Critical 피터 엔. 데트킨
Publication of KR19990044427A publication Critical patent/KR19990044427A/ko
Application granted granted Critical
Publication of KR100296633B1 publication Critical patent/KR100296633B1/ko
Anticipated expiration legal-status Critical
Expired - Fee Related legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Bus Control (AREA)
  • Debugging And Monitoring (AREA)
KR1019980701672A 1995-09-05 1996-07-15 동적지연트랜잭션메카니즘 Expired - Fee Related KR100296633B1 (ko)

Applications Claiming Priority (4)

Application Number Priority Date Filing Date Title
US08/523,385 US5761444A (en) 1995-09-05 1995-09-05 Method and apparatus for dynamically deferring transactions
US8/523,385 1995-09-05
US08/523,385 1995-09-05
PCT/US1996/011716 WO1997011418A2 (en) 1995-09-05 1996-07-15 Dynamic deferred transaction mechanism

Publications (2)

Publication Number Publication Date
KR19990044427A KR19990044427A (ko) 1999-06-25
KR100296633B1 true KR100296633B1 (ko) 2001-08-07

Family

ID=24084778

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019980701672A Expired - Fee Related KR100296633B1 (ko) 1995-09-05 1996-07-15 동적지연트랜잭션메카니즘

Country Status (9)

Country Link
US (1) US5761444A (enExample)
EP (1) EP0870240B1 (enExample)
KR (1) KR100296633B1 (enExample)
CN (1) CN1146802C (enExample)
AU (1) AU6493796A (enExample)
DE (1) DE69625826T2 (enExample)
MY (1) MY119493A (enExample)
TW (1) TW305031B (enExample)
WO (1) WO1997011418A2 (enExample)

Families Citing this family (47)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5761444A (en) * 1995-09-05 1998-06-02 Intel Corporation Method and apparatus for dynamically deferring transactions
US5928346A (en) * 1996-09-11 1999-07-27 Hewlett-Packard Company Method for enhanced peripheral component interconnect bus split data transfer
DE59606606D1 (de) * 1996-10-08 2001-04-19 Siemens Ag Verfahren und regelungsstruktur zur momentenvorsteuerung numerisch geregelter, elastischer und damit schwingungsfähiger mehrmassensysteme
US5961621A (en) * 1997-03-28 1999-10-05 Intel Corporation Mechanism for efficiently processing deferred order-dependent memory access transactions in a pipelined system
US5935233A (en) * 1997-05-21 1999-08-10 Micron Electronics, Inc. Computer system with a switch interconnector for computer devices
US6003112A (en) * 1997-06-30 1999-12-14 Intel Corporation Memory controller and method for clearing or copying memory utilizing register files to store address information
US5889968A (en) * 1997-09-30 1999-03-30 Intel Corporation Method and apparatus for interlocking a broadcast message on a bus
US7071946B2 (en) * 1997-12-30 2006-07-04 Micron Technology, Inc. Accelerated graphics port for a multiple memory controller computer system
US6157398A (en) * 1997-12-30 2000-12-05 Micron Technology, Inc. Method of implementing an accelerated graphics port for a multiple memory controller computer system
US6073198A (en) * 1998-03-31 2000-06-06 Micron Electronics, Inc. System for peer-to-peer mastering over a computer bus
US6223238B1 (en) 1998-03-31 2001-04-24 Micron Electronics, Inc. Method of peer-to-peer mastering over a computer bus
US6816934B2 (en) * 2000-12-22 2004-11-09 Hewlett-Packard Development Company, L.P. Computer system with registered peripheral component interconnect device for processing extended commands and attributes according to a registered peripheral component interconnect protocol
US6145039A (en) * 1998-11-03 2000-11-07 Intel Corporation Method and apparatus for an improved interface between computer components
US20030110317A1 (en) * 1998-11-03 2003-06-12 Jasmin Ajanovic Method and apparatus for an improved interface between a memory control hub and an input/output control hub
US6289406B1 (en) * 1998-11-06 2001-09-11 Vlsi Technology, Inc. Optimizing the performance of asynchronous bus bridges with dynamic transactions
US6275887B1 (en) * 1999-03-17 2001-08-14 Intel Corporation Method and apparatus for terminating a bus transaction if the target is not ready
US6374317B1 (en) 1999-10-07 2002-04-16 Intel Corporation Method and apparatus for initializing a computer interface
US6516375B1 (en) 1999-11-03 2003-02-04 Intel Corporation Peripheral component interconnect (PCI) configuration emulation for hub interface
US7039047B1 (en) 1999-11-03 2006-05-02 Intel Corporation Virtual wire signaling
US6694390B1 (en) * 2000-09-11 2004-02-17 Intel Corporation Managing bus transaction dependencies
US6961800B2 (en) * 2001-09-28 2005-11-01 Hewlett-Packard Development Company, L.P. Method for improving processor performance
US7051145B2 (en) * 2001-12-10 2006-05-23 Emulex Design & Manufacturing Corporation Tracking deferred data transfers on a system-interconnect bus
US7080169B2 (en) 2001-12-11 2006-07-18 Emulex Design & Manufacturing Corporation Receiving data from interleaved multiple concurrent transactions in a FIFO memory having programmable buffer zones
US8214531B2 (en) * 2002-10-24 2012-07-03 Emulex Design & Manufacturing Corporation Network configuration synchronization for hardware accelerated network protocol
US7249173B2 (en) 2002-10-25 2007-07-24 Emulex Design & Manufacturing Corporation Abstracted node discovery
CN100337228C (zh) * 2003-12-26 2007-09-12 华为技术有限公司 远程同步调用过程中的超时自适应方法
US7549004B1 (en) * 2004-08-20 2009-06-16 Altera Corporation Split filtering in multilayer systems
US20060129726A1 (en) * 2004-12-09 2006-06-15 International Business Machines Corporation Methods and apparatus for processing a command
US7868390B2 (en) 2007-02-13 2011-01-11 United Microelectronics Corp. Method for fabricating strained-silicon CMOS transistor
US7927954B2 (en) 2007-02-26 2011-04-19 United Microelectronics Corp. Method for fabricating strained-silicon metal-oxide semiconductor transistors
US20080320192A1 (en) * 2007-06-19 2008-12-25 Sundaram Chinthamani Front side bus performance using an early defer-reply mechanism
US9159065B2 (en) 2011-08-15 2015-10-13 Bank Of America Corporation Method and apparatus for object security session validation
US8726339B2 (en) 2011-08-15 2014-05-13 Bank Of America Corporation Method and apparatus for emergency session validation
US8850515B2 (en) 2011-08-15 2014-09-30 Bank Of America Corporation Method and apparatus for subject recognition session validation
US8572686B2 (en) 2011-08-15 2013-10-29 Bank Of America Corporation Method and apparatus for object transaction session validation
US8572688B2 (en) * 2011-08-15 2013-10-29 Bank Of America Corporation Method and apparatus for session validation to access third party resources
US8601541B2 (en) 2011-08-15 2013-12-03 Bank Of America Corporation Method and apparatus for session validation to access mainframe resources
US8572724B2 (en) 2011-08-15 2013-10-29 Bank Of America Corporation Method and apparatus for network session validation
US8572690B2 (en) 2011-08-15 2013-10-29 Bank Of America Corporation Apparatus and method for performing session validation to access confidential resources
US8572687B2 (en) * 2011-08-15 2013-10-29 Bank Of America Corporation Apparatus and method for performing session validation
US8752157B2 (en) 2011-08-15 2014-06-10 Bank Of America Corporation Method and apparatus for third party session validation
US8584201B2 (en) 2011-08-15 2013-11-12 Bank Of America Corporation Method and apparatus for session validation to access from uncontrolled devices
US10481946B2 (en) * 2014-05-12 2019-11-19 Hitachi, Ltd. Information-processing device, processing method thereof, and input/output device
CN106326045B (zh) * 2015-06-30 2019-10-25 展讯通信（上海）有限公司 一种检测总线延时的方法
DE102016212808A1 (de) * 2016-07-13 2018-01-18 Robert Bosch Gmbh Unterbrechungsanforderungs-Verteilereinrichtung und Betriebsverfahren hierfür
US11488141B2 (en) * 2017-09-29 2022-11-01 Apple Inc. Command-based timer for wireless transactions
US11422968B2 (en) * 2020-03-09 2022-08-23 Infineon Technologies LLC Methods, devices and systems for high speed serial bus transactions

Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4148012A (en) * 1975-09-26 1979-04-03 Greer Hydraulics, Inc. Access control system

Family Cites Families (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3641505A (en) * 1969-06-25 1972-02-08 Bell Telephone Labor Inc Multiprocessor computer adapted for partitioning into a plurality of independently operating systems
US4991008A (en) * 1988-12-01 1991-02-05 Intec Video Systems, Inc. Automatic transaction surveillance system
US5463753A (en) * 1992-10-02 1995-10-31 Compaq Computer Corp. Method and apparatus for reducing non-snoop window of a cache controller by delaying host bus grant signal to the cache controller
US5553248A (en) * 1992-10-02 1996-09-03 Compaq Computer Corporation System for awarding the highest priority to a microprocessor releasing a system bus after aborting a locked cycle upon detecting a locked retry signal
US5426740A (en) * 1994-01-14 1995-06-20 Ast Research, Inc. Signaling protocol for concurrent bus access in a multiprocessor system
US6182176B1 (en) * 1994-02-24 2001-01-30 Hewlett-Packard Company Queue-based predictive flow control mechanism
US5524216A (en) * 1994-05-13 1996-06-04 Hewlett-Packard Company Coherent transaction ordering in multi-tiered bus system
US5535340A (en) * 1994-05-20 1996-07-09 Intel Corporation Method and apparatus for maintaining transaction ordering and supporting deferred replies in a bus bridge
US5546546A (en) * 1994-05-20 1996-08-13 Intel Corporation Method and apparatus for maintaining transaction ordering and arbitrating in a bus bridge
US5761444A (en) * 1995-09-05 1998-06-02 Intel Corporation Method and apparatus for dynamically deferring transactions

Patent Citations (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4148012A (en) * 1975-09-26 1979-04-03 Greer Hydraulics, Inc. Access control system

Also Published As

Publication number Publication date
AU6493796A (en) 1997-04-09
US5761444A (en) 1998-06-02
EP0870240A4 (en) 2001-10-24
DE69625826T2 (de) 2003-11-06
WO1997011418A2 (en) 1997-03-27
DE69625826D1 (de) 2003-02-20
EP0870240A2 (en) 1998-10-14
EP0870240B1 (en) 2003-01-15
WO1997011418A3 (en) 1997-05-09
HK1016300A1 (en) 1999-10-29
CN1200823A (zh) 1998-12-02
MY119493A (en) 2005-06-30
TW305031B (enExample) 1997-05-11
KR19990044427A (ko) 1999-06-25
CN1146802C (zh) 2004-04-21

Similar Documents

Publication Publication Date Title
KR100296633B1 (ko) 동적지연트랜잭션메카니즘
US6968416B2 (en) Method, system, and program for processing transaction requests during a pendency of a delayed read request in a system including a bus, a target device and devices capable of accessing the target device over the bus
US5696910A (en) Method and apparatus for tracking transactions in a pipelined bus
US5594882A (en) PCI split transactions utilizing dual address cycle
US6405271B1 (en) Data flow control mechanism for a bus supporting two-and three-agent transactions
US5848279A (en) Mechanism for delivering interrupt messages
US6223238B1 (en) Method of peer-to-peer mastering over a computer bus
US5740376A (en) Signaling protocol for a peripheral component interconnect
USRE37980E1 (en) Bus-to-bus bridge in computer system, with fast burst memory range
US5579530A (en) Method and apparatus for dynamically allocating access time to a resource shared between a peripheral bus and a host bus by dynamically controlling the size of burst data transfers on the peripheral bus
US6330630B1 (en) Computer system having improved data transfer across a bus bridge
US5991304A (en) Method and apparatus for minimizing asynchronous transmit FIFO under-run and receive FIFO over-run conditions
US6983339B1 (en) Method and apparatus for processing interrupts of a bus
US5564114A (en) Method and an arrangement for handshaking on a bus to transfer information between devices in a computer system
US6983337B2 (en) Method, system, and program for handling device interrupts
US7016994B2 (en) Retry mechanism for blocking interfaces
US5832241A (en) Data consistency across a bus transactions that impose ordering constraints
US6108735A (en) Method and apparatus for responding to unclaimed bus transactions
US6047349A (en) System for communicating through a computer system bus bridge
US6266723B1 (en) Method and system for optimizing of peripheral component interconnect PCI bus transfers
US5790811A (en) System and method for performing data transfers during PCI idle clock cycles
US7340551B2 (en) Bridge permitting access by multiple hosts to a single ported storage drive
US5923857A (en) Method and apparatus for ordering writeback data transfers on a bus
US20030217218A1 (en) Interface for devices having different data bus widths and data transfer method using the interface
US6073198A (en) System for peer-to-peer mastering over a computer bus

Legal Events

Date Code Title Description
PA0105 International application

St.27 status event code: A-0-1-A10-A15-nap-PA0105

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

A201 Request for examination
PA0201 Request for examination

St.27 status event code: A-1-2-D10-D11-exm-PA0201

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

PG1501 Laying open of application

St.27 status event code: A-1-1-Q10-Q12-nap-PG1501

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

St.27 status event code: A-1-2-D10-D21-exm-PE0902

T11-X000 Administrative time limit extension requested

St.27 status event code: U-3-3-T10-T11-oth-X000

P11-X000 Amendment of application requested

St.27 status event code: A-2-2-P10-P11-nap-X000

P13-X000 Application amended

St.27 status event code: A-2-2-P10-P13-nap-X000

R17-X000 Change to representative recorded

St.27 status event code: A-3-3-R10-R17-oth-X000

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

St.27 status event code: A-1-2-D10-D22-exm-PE0701

GRNT Written decision to grant
PR0701 Registration of establishment

St.27 status event code: A-2-4-F10-F11-exm-PR0701

PR1002 Payment of registration fee

St.27 status event code: A-2-2-U10-U12-oth-PR1002

Fee payment year number: 1

PG1601 Publication of registration

St.27 status event code: A-4-4-Q10-Q13-nap-PG1601

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 4

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 5

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 6

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 7

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 8

FPAY Annual fee payment

Payment date: 20090506

Year of fee payment: 9

PR1001 Payment of annual fee

St.27 status event code: A-4-4-U10-U11-oth-PR1001

Fee payment year number: 9

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

St.27 status event code: A-4-4-U10-U13-oth-PC1903

Not in force date: 20100513

Payment event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

PC1903 Unpaid annual fee

St.27 status event code: N-4-6-H10-H13-oth-PC1903

Ip right cessation event data comment text: Termination Category : DEFAULT_OF_REGISTRATION_FEE

Not in force date: 20100513

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

R18-X000 Changes to party contact information recorded

St.27 status event code: A-5-5-R10-R18-oth-X000

P22-X000 Classification modified

St.27 status event code: A-4-4-P10-P22-nap-X000