TW202339000A - 半導體元件及其製作方法 - Google Patents

半導體元件及其製作方法 Download PDF

Info

Publication number
TW202339000A
TW202339000A TW111130244A TW111130244A TW202339000A TW 202339000 A TW202339000 A TW 202339000A TW 111130244 A TW111130244 A TW 111130244A TW 111130244 A TW111130244 A TW 111130244A TW 202339000 A TW202339000 A TW 202339000A
Authority
TW
Taiwan
Prior art keywords
top surface
dielectric layer
base
voltage
gate dielectric
Prior art date
Application number
TW111130244A
Other languages
English (en)
Inventor
許智凱
傅思逸
林毓翔
林建廷
許嘉榕
邱淳雅
陳金宏
Original Assignee
聯華電子股份有限公司
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 聯華電子股份有限公司 filed Critical 聯華電子股份有限公司
Publication of TW202339000A publication Critical patent/TW202339000A/zh

Links

Images

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823431—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/0203—Particular design considerations for integrated circuits
    • H01L27/0248—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection
    • H01L27/0251—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices
    • H01L27/0266—Particular design considerations for integrated circuits for electrical or thermal protection, e.g. electrostatic discharge [ESD] protection for MOS devices using field effect transistors as protective elements
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823412—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the channel structures, e.g. channel implants, halo or pocket implants, or channel materials
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823462—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823821—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823857—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the gate insulating layers, e.g. different gate insulating layer thicknesses, particular gate insulator materials or particular gate insulator implants
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/0886—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0922—Combination of complementary transistors having a different structure, e.g. stacked CMOS, high-voltage and low-voltage CMOS
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0924—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors including transistors with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/02—Semiconductor bodies ; Multistep manufacturing processes therefor
    • H01L29/06—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions
    • H01L29/0603—Semiconductor bodies ; Multistep manufacturing processes therefor characterised by their shape; characterised by the shapes, relative sizes, or dispositions of the semiconductor regions ; characterised by the concentration or distribution of impurities within semiconductor regions characterised by particular constructional design considerations, e.g. for preventing surface leakage, for controlling electric field concentration or for internal isolations regions
    • H01L29/0642—Isolation within the component, i.e. internal isolation
    • H01L29/0649—Dielectric regions, e.g. SiO2 regions, air gaps
    • H01L29/0653—Dielectric regions, e.g. SiO2 regions, air gaps adjoining the input or output region of a field-effect device, e.g. the source or drain region
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/417—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions carrying the current to be rectified, amplified or switched
    • H01L29/41725—Source or drain electrodes for field effect devices
    • H01L29/41791—Source or drain electrodes for field effect devices for transistors with a horizontal current flow in a vertical sidewall, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/40—Electrodes ; Multistep manufacturing processes therefor
    • H01L29/41—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions
    • H01L29/423—Electrodes ; Multistep manufacturing processes therefor characterised by their shape, relative sizes or dispositions not carrying the current to be rectified, amplified or switched
    • H01L29/42312—Gate electrodes for field effect devices
    • H01L29/42316—Gate electrodes for field effect devices for field-effect transistors
    • H01L29/4232—Gate electrodes for field effect devices for field-effect transistors with insulated gate
    • H01L29/42364—Gate electrodes for field effect devices for field-effect transistors with insulated gate characterised by the insulating layer, e.g. thickness or uniformity
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66545—Unipolar field-effect transistors with an insulated gate, i.e. MISFET using a dummy, i.e. replacement gate in a process wherein at least a part of the final gate is self aligned to the dummy gate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66568—Lateral single gate silicon transistors
    • H01L29/66613—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation
    • H01L29/66621—Lateral single gate silicon transistors with a gate recessing step, e.g. using local oxidation using etching to form a recess at the gate location
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/66007—Multistep manufacturing processes
    • H01L29/66075—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials
    • H01L29/66227—Multistep manufacturing processes of devices having semiconductor bodies comprising group 14 or group 13/15 materials the devices being controllable only by the electric current supplied or the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched, e.g. three-terminal devices
    • H01L29/66409—Unipolar field-effect transistors
    • H01L29/66477—Unipolar field-effect transistors with an insulated gate, i.e. MISFET
    • H01L29/66787—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel
    • H01L29/66795—Unipolar field-effect transistors with an insulated gate, i.e. MISFET with a gate at the side of the channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/7833—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's
    • H01L29/7834—Field effect transistors with field effect produced by an insulated gate with lightly doped drain or source extension, e.g. LDD MOSFET's; DDD MOSFET's with a non-planar structure, e.g. the gate or the source or the drain being non-planar
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L29/00—Semiconductor devices specially adapted for rectifying, amplifying, oscillating or switching and having potential barriers; Capacitors or resistors having potential barriers, e.g. a PN-junction depletion layer or carrier concentration layer; Details of semiconductor bodies or of electrodes thereof ; Multistep manufacturing processes therefor
    • H01L29/66—Types of semiconductor device ; Multistep manufacturing processes therefor
    • H01L29/68—Types of semiconductor device ; Multistep manufacturing processes therefor controllable by only the electric current supplied, or only the electric potential applied, to an electrode which does not carry the current to be rectified, amplified or switched
    • H01L29/76—Unipolar devices, e.g. field effect transistors
    • H01L29/772—Field effect transistors
    • H01L29/78—Field effect transistors with field effect produced by an insulated gate
    • H01L29/785—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET
    • H01L29/7851—Field effect transistors with field effect produced by an insulated gate having a channel with a horizontal current flow in a vertical sidewall of a semiconductor body, e.g. FinFET, MuGFET with the body tied to the substrate
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/823437—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes
    • H01L21/823456—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type with a particular manufacturing method of the gate conductors, e.g. particular materials, shapes gate conductors with different shapes, lengths or dimensions

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Ceramic Engineering (AREA)
  • Manufacturing & Machinery (AREA)
  • Insulated Gate Type Field-Effect Transistor (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)

Abstract

本發明揭露一種製作半導體元件的方法，其主要先提供具有高壓區、中壓區以及低壓區的基底，然後形成第一電晶體於高壓區以及第二電晶體於低壓區。其中第一電晶體包含第一基座設於基底上、第一閘極介電層設於第一基座上以及第一閘極電極設於第一閘極介電層上。第二電晶體則包含一鰭狀結構設於基底上以及第二閘極電極設於鰭狀結構上，其中第一閘極介電層頂表面低於鰭狀結構頂表面。

Description

半導體元件及其製作方法
本發明是關於一種製作半導體元件的方法，尤指一種整合高壓元件、中壓元件以及低壓元件的方法。
以目前的半導體技術水準，業界已能將控制電路、記憶體、低壓操作電路以及高壓操作電路及元件同時整合製作在單一晶片上，藉此降低成本，同時提高操作效能，其中如垂直擴散金氧半導體(vertical double-diffusion metal-oxide-semiconductor, VDMOS)、絕緣閘極雙載子電晶體(insulated gate bipolar transistor, IGBT)以及橫向擴散金氧半導體(lateral-diffusion metal-oxide-semiconductor, LDMOS)等製作在晶片內的高壓元件，由於具有較佳的切換效率(power switching efficiency)，因此又較常被應用。如熟習該項技藝者所知，前述的高壓元件往往被要求能夠承受較高的崩潰電壓，並且能在較低的阻值下操作。
另外隨著元件尺寸持續地縮小，習知平面式(planar)場效電晶體元件之發展已面臨製程上之極限。為了克服製程限制，以非平面(non-planar)之場效電晶體元件，例如鰭狀場效電晶體(fin field effect transistor, Fin FET)元件來取代平面電晶體元件已成為目前之主流發展趨勢。由於鰭狀場效電晶體元件的立體結構可增加閘極與鰭狀結構的接觸面積，因此，可進一步增加閘極對於載子通道區域的控制，從而降低小尺寸元件面臨的汲極引發能帶降低(drain induced barrier lowering, DIBL)效應，並可以抑制短通道效應(short channel effect, SCE)。再者，由於鰭狀場效電晶體元件在同樣的閘極長度下會具有更寬的通道寬度，因而可獲得加倍的汲極驅動電流。甚而，電晶體元件的臨界電壓(threshold voltage)亦可藉由調整閘極的功函數而加以調控。
然而隨著元件尺寸持續縮小下現行高壓元件與鰭狀結構的整合上仍存在許多挑戰，例如漏電流以及崩潰電壓的控制等等。因此，如何改良現有高壓元件架構即為現今一重要課題。
本發明一實施例揭露一種製作半導體元件的方法，其主要先提供具有高壓區、中壓區以及低壓區的基底，然後形成第一電晶體於高壓區以及第二電晶體於低壓區。其中第一電晶體包含第一基座設於基底上、第一閘極介電層設於第一基座上以及第一閘極電極設於第一閘極介電層上。第二電晶體則包含一鰭狀結構設於基底上以及第二閘極電極設於鰭狀結構上，其中第一閘極介電層頂表面低於鰭狀結構頂表面。
本發明另一實施例揭露一種半導體元件，其主要包含一基底具有高壓區、中壓區以及低壓區，第一電晶體設於高壓區以及第二電晶體設於低壓區。其中第一電晶體包含第一基座設於基底上、第一閘極介電層設於第一基座上以及第一閘極電極設於第一閘極介電層上。第二電晶體則包含一鰭狀結構設於基底上以及第二閘極電極設於鰭狀結構上，其中第一閘極介電層頂表面低於鰭狀結構頂表面。
請參照第1圖至第11圖，第1圖至第11圖為本發明一實施例製作半導體元件之方法示意圖，其中第1圖為本發明一實施例製作半導體元件之上視圖，第2圖至第11圖則為第1圖中沿著切線AA’、切線BB’以及切線CC’方向製作半導體元件之剖面示意圖。如第1圖至第2圖所示，首先提供一基底12，例如一矽基底或矽覆絕緣(SOI)基板，其上定義有三個或三個以上的電晶體區，例如包括一高壓區14、一中壓區16以及一低壓區18，其中高壓區14中設有高壓元件114，中壓區16中設有中壓元件116，低壓區18中設有低壓元件118，且第2圖至第11圖較佳為沿著第1圖高壓區14中切線AA’、中壓區14中切線BB’以及低壓區18中切線CC’方向製作半導體元件的方法示意圖。在本實施例中，高壓區14、中壓區16以及低壓區18可包含相同導電型式或不同導電型式之電晶體區，例如各為PMOS電晶體區以及/或NMOS電晶體區，且三個區域分別預定為後續製作不同臨界電壓(threshold voltage)之閘極結構。在本實施例中可先選擇於高壓區14與中壓區16中利用離子佈植製程形成P型深井區並於低壓區18中形成N型深井區，但各區域的導電型式均不侷限於此。
然後於高壓區14與中壓區16的基底12上各形成基座20、22以及於低壓區18的基底上形成複數個鰭狀結構24。依據本發明之較佳實施例，基座20、22與鰭狀結構24較佳透過側壁圖案轉移(sidewall image transfer, SIT)技術製得，其程序大致包括：提供一佈局圖案至電腦系統，並經過適當地運算以將相對應之圖案定義於光罩中。後續可透過光微影及蝕刻製程，以形成多個等距且等寬之圖案化犧牲層或軸心體(mandrel)於基底上，使其個別外觀呈現條狀。之後依序施行沉積及蝕刻製程，以於圖案化犧牲層的各側壁形成側壁子。繼以去除圖案化犧牲層，並在側壁子的覆蓋下施行蝕刻製程，使得側壁子所構成之圖案被轉移至基底內，再伴隨鰭狀結構切割製程(fin cut)而獲得所需的圖案化結構，例如條狀圖案化鰭狀結構。
除此之外，基座20、22與鰭狀結構24之形成方式又可包含先形成一圖案化遮罩(圖未示)於基底12上，再經過一蝕刻製程，將圖案化遮罩之圖案轉移至基底12中以形成基座20、22與鰭狀結構24。另外，基座20、22與鰭狀結構24之形成方式另也可以是先製作一圖案化硬遮罩層(圖未示)於基底12上，並利用磊晶製程於暴露出於圖案化硬遮罩層之基底12上成長出例如包含矽鍺的半導體層，而此半導體層即可作為相對應的基座20、22與鰭狀結構24。這些形成基座20、22與鰭狀結構24的實施例均屬本發明所涵蓋的範圍。
在本實施例中，各基座20、22與鰭狀結構24頂表面可於上述圖案化過中設有一襯墊層26、一襯墊層28以及一硬遮罩30於基底12上，其中襯墊層26較佳包含氧化矽，襯墊層28較佳包含氮化矽，硬遮罩30較佳包含氧化矽，但均不侷限於此。
然後如第3圖所示，進行一可流動式化學氣相沉積(flowable chemical vapor deposition, FCVD)製程形成一由氧化矽所構成的絕緣層32於基座20、22與鰭狀結構24上並填滿基座20、22與鰭狀結構24之間的凹槽，再進行一平坦化製程例如利用化學機械研磨(chemical mechanical polishing, CMP)去除硬遮罩30使襯墊層28頂表面切齊絕緣層32頂表面。
隨後如第4圖所示，先利用蝕刻去除由氮化矽所構成的襯墊層28暴露出下方由氧化矽所構成的襯墊層26，使兩側的絕緣層32頂表面略為高於襯墊層26頂表面並同時形成凹槽(圖未示)於襯墊層26正上方，然後進行一離子佈植製程於高壓區14的基座20兩側內形成摻雜區34，其中摻雜區34較佳作為後續高壓元件的輕摻雜汲極。接著形成一硬遮罩36於高壓區14、中壓區16以及低壓區18的基座20、22、鰭狀結構24以及絕緣層32上並填滿襯墊層26上方的凹槽。在本實施例中硬遮罩36較佳包含氮化矽，但不侷限於此。
隨後如第5圖所示，先形成一圖案化遮罩38例如圖案化光阻於中壓區16與低壓區18的硬遮罩36上且圖案化遮罩38具有一開口暴露出高壓區14的部分硬遮罩36表面，再利用圖案化遮罩38為遮罩進行一蝕刻製程去除高壓區14的部分硬遮罩36、部分基座20與基座22兩側的部分絕緣層32形成凹槽40。
如第6圖所示，然後進行一氧化物成長製程或更具體而言一快速熱氧化(rapid thermal oxidation, RTO)製程以形成一由氧化矽所構成的閘極介電層42於高壓區14的基座20上，再完全去除圖案化遮罩38與下方的硬遮罩36。其中所成長的閘極介電層42兩側仍有部分之前利用圖案化遮罩所形成的凹槽40，且閘極介電層42頂表面較佳低於中壓區16與低壓區18的絕緣層32頂表面。
接著可形成另一圖案化遮罩(圖未示)例如圖案化光阻覆蓋高壓區14與中壓區16的絕緣層32且圖案化遮罩具有一開口暴露出低壓區18的襯墊層26與絕緣層32頂表面，進行一離子佈植製程將摻質植入低壓區18的鰭狀結構24內調整元件的臨界電壓(threshold voltage)，再去除圖案化遮罩。
隨後如第7圖所示，先全面性形成一由氮化矽所構成的硬遮罩44覆蓋高壓區14、中壓區16以及低壓區18包括高壓區14的閘極介電層42、中壓區16的基座24以及低壓區18的鰭狀結構24上，再形成另一圖案化遮罩46例如圖案化光阻覆蓋高壓區14與低壓區16的絕緣層32，且圖案化遮罩46具有一開口暴露出中壓區16的硬遮罩44。緊接著利用圖案化遮罩46為遮罩進行一蝕刻製程去除中壓區16的硬遮罩44、部分絕緣層32、襯墊層26甚至部分基座22並暴露出基座22表面。
然後如第8圖所示，先進行另一氧化物成長製程例如一快速熱氧化(rapid thermal oxidation, RTO)製程以形成一由氧化矽所構成的閘極介電層48於中壓區16的基座22上，其中中壓區16的閘極介電層48頂表面較佳高於高壓區14的閘極介電層42頂表面同時高壓區14的閘極介電層42厚度較佳大於中壓區16的閘極介電層48厚度。在本實施例中高壓區14的閘極介電層42厚度較佳約中壓區16的閘極介電層48厚度的1倍以上例如1.5倍甚至2倍。
接著去除原本設於高壓區14、中壓區16以及低壓區18的圖案化遮罩46與剩餘的硬遮罩44，再進行一蝕刻製程完全去除低壓區14鰭狀結構24頂部的襯墊層26並暴露出鰭狀結構24頂表面以及去除高壓區14、中壓區16以及低壓區18部分絕緣層32，使剩餘的絕緣層32頂表面略低於高壓區14與中壓區16的基座20、22以及低壓區18的鰭狀結構24頂表面形成淺溝隔離(shallow trench isolation, STI)50。需注意的是，在本階段高壓區14的閘極介電層42頂表面較佳低於中壓區16的閘極介電層48頂表面以及低壓區18的鰭狀結構24頂表面而中壓區16的閘極介電層48頂表面則較佳切齊低壓區18的鰭狀結構24頂表面。
如第9圖所示，隨後進行一氧化製程例如現場蒸氣成長製程(in-situ steam generation, ISSG)製程形成一由氧化矽所構成的閘極介電層52於低壓區18的鰭狀結構24表面。接著可於高壓區14、中壓區16以及低壓區18的基座20、22與鰭狀結構24上分別形成閘極結構54、56、58或虛置閘極。在本實施例中，閘極結構54、56、58的製作方式可依據製程需求以先閘極(gate first)製程、後閘極(gate last)製程之先高介電常數介電層(high-k first)製程或後閘極製程之後高介電常數介電層(high-k last)製程等方式製作完成。以本實施例之後高介電常數介電層製程為例，可先依序形成一由多晶矽所構成的閘極材料層60、一由氮化矽所構成的硬遮罩62、一由氧化矽所構成的硬遮罩64於各區域的閘極介電層42、48、52上，並利用一圖案化光阻(圖未示)當作遮罩進行一圖案轉移製程，以單次蝕刻或逐次蝕刻步驟，去除部分硬遮罩62、64以及部分閘極材料層60甚至中壓區16的部分閘極介電層48，然後剝除圖案化光阻，以於各區域的基底12上形成由閘極介電層42、48、52與圖案化之閘極材料層60所構成的閘極結構54、56、58，其中圖案化之閘極材料層60較佳成為各區域的閘極電極66。
隨後分別在閘極結構54、56、58側壁形成至少一側壁子(圖未示)。在本實施例中，側壁子可為單一側壁子或複合式側壁子，例如可細部包含一偏位側壁子(圖未示)以及一主側壁子(圖未示)，偏位側壁子與主側壁子較佳包含不同材料，且兩者均可選自由氧化矽、氮化矽、氮氧化矽以及氮碳化矽所構成的群組，但不侷限於此。
請繼續參照第10圖，第10圖為本發明一實施例沿著第1圖高壓區14中切線AA’、中壓區14中切線BB’以及低壓區18中切線DD’方向製作半導體元件的方法示意圖。如第10圖所示，進行一乾蝕刻及/或濕蝕刻製程，利用低壓區18的閘極結構58與側壁子為蝕刻遮罩，沿著側壁子向下單次或多次蝕刻基底12，以於閘極結構58兩側的基底12中形成凹槽(圖未示)。接著進行一選擇性磊晶成長(selective epitaxial growth, SEG)製程，以於凹槽中形成磊晶層68。需注意的是，本實施例僅於低壓區18的閘極結構58兩側形成磊晶層68但高壓區14與中壓區16則較佳不形成任何磊晶層。另外低壓區18的硬遮罩64可於形成凹槽時被部分去除，使低壓區18的硬遮罩64頂表面略低於高壓區14與中壓區16的硬遮罩64頂表面。
從第10圖的剖面來看，低壓區18的磊晶層68較佳與凹槽具有相同的截面形狀，如圓弧、六邊形(hexagon；又稱sigma Σ)或八邊形(octagon)之截面形狀，但也可以是其他截面形狀。於本發明較佳實施例中，磊晶層68根據不同之金氧半導體(MOS)電晶體類型而可以具有不同的材質，舉例來說，若該金氧半導體電晶體為一P型電晶體(PMOS)時，磊晶層68可選擇包含矽化鍺(SiGe)、矽化鍺硼(SiGeB)或矽化鍺錫(SiGeSn)。而於本發明另一實施例中，若該金氧半導體電晶體為一N型電晶體(NMOS)時，磊晶層68可選擇包含碳化矽(SiC)、碳磷化矽(SiCP)或磷化矽(SiP)。此外，選擇性磊晶製程可以用單層或多層的方式來形成，且其異質原子(例如鍺原子或碳原子)亦可以漸層的方式改變，但較佳是使磊晶層68的表面較淡或者無鍺原子，以利後續金屬矽化物層的形成。
隨後可先利用微影暨蝕刻製程去除中壓區16的部分閘極介電層48暴露出閘極結構56兩側的基座22頂表面，再進行一道或一道以上離子佈植製程，分別於高壓區14與中壓區16閘極結構54、56兩側的基座20、22內形成源極/汲極區域70，以及於高壓區14中高壓電晶體外圍的基座20內形成摻雜區作為靜電放電保護環72，其中高壓區14中的源極/汲極區域70與靜電放電保護環72較佳包含不同導電型式的摻質，例如一者包含N型摻質另一者則包含P型摻質。
依據本發明一實施例，又可選擇性於低壓區18中磊晶層68的一部分或全部形成源極/汲極區域70。在一實施例中，低壓區18中源極/汲極區域70的形成亦可同步(in-situ)於選擇性磊晶成長製程進行，例如金氧半導體是PMOS時，形成矽化鍺磊晶層、矽化鍺硼磊晶層或矽化鍺錫磊晶層，可以伴隨著注入P型摻質；或是當金氧半導體是NMOS時，形成矽化碳磊晶層、矽化碳磷磊晶層或矽化磷磊晶層，可以伴隨著注入N型摻質。藉此可省略後續利用額外離子佈植步驟形成P型/N型電晶體之源極/汲極區域70。此外在另一實施例中，源極/汲極區域70的摻質亦可以漸層的方式形成。
然後如第11圖所示，可選擇性形成一由氮化矽所構成的接觸洞蝕刻停止層(contact etch stop layer, CESL)(圖未示)於基底12上並覆蓋高壓區14、中壓區16以及低壓區18的閘極結構54、56、58，再形成一層間介電層74於接觸洞蝕刻停止層上。接著進行一平坦化製程，例如利用化學機械研磨(chemical mechanical polishing, CMP)去除部分層間介電層74及部分接觸洞蝕刻停止層使硬遮罩64上表面與層間介電層74上表面齊平。
隨後進行一金屬閘極置換製程將高壓區14、中壓區16以及低壓區18的各閘極結構54、56、58轉換為金屬閘極。例如可先進行一選擇性之乾蝕刻或濕蝕刻製程，例如利用氨水(ammonium hydroxide, NH 4OH)或氫氧化四甲銨(Tetramethylammonium Hydroxide, TMAH)等蝕刻溶液來去除硬遮罩62、64以及閘極結構54、56、58中的閘極材料層60以於層間介電層74中形成凹槽(圖未示)。之後依序形成一高介電常數介電層76以及至少包含功函數金屬層78與低阻抗金屬層80的導電層於凹槽內，並再搭配進行一平坦化製程使U型高介電常數介電層76、U型功函數金屬層78與低阻抗金屬層80的表面與層間介電層74表面齊平，其中高介電常數介電層76、功函數金屬層78與低阻抗金屬層80較佳一同各電晶體或各元件的閘極電極66。
在本實施例中，高介電常數介電層76包含介電常數大於4的介電材料，例如選自氧化鉿(hafnium oxide, HfO 2)、矽酸鉿氧化合物(hafnium silicon oxide, HfSiO 4)、矽酸鉿氮氧化合物(hafnium silicon oxynitride, HfSiON)、氧化鋁(aluminum oxide, Al 2O 3)、氧化鑭(lanthanum oxide, La 2O 3)、氧化鉭(tantalum oxide, Ta 2O 5)、氧化釔(yttrium oxide, Y 2O 3)、氧化鋯(zirconium oxide, ZrO 2)、鈦酸鍶（strontium titanate oxide, SrTiO 3）、矽酸鋯氧化合物(zirconium silicon oxide, ZrSiO 4)、鋯酸鉿(hafnium zirconium oxide, HfZrO 4)、鍶鉍鉭氧化物(strontium bismuth tantalate, SrBi 2Ta 2O 9, SBT)、鋯鈦酸鉛(lead zirconate titanate,  PbZr xTi 1-xO 3, PZT)、鈦酸鋇鍶(barium strontium titanate, Ba xSr 1-xTiO 3, BST)、或其組合所組成之群組。
功函數金屬層78較佳用以調整形成金屬閘極之功函數，使其適用於N型電晶體(NMOS)或P型電晶體(PMOS)。若電晶體為N型電晶體，功函數金屬層78可選用功函數為3.9電子伏特(eV)～4.3 eV的金屬材料，如鋁化鈦(TiAl)、鋁化鋯(ZrAl)、鋁化鎢(WAl)、鋁化鉭(TaAl)、鋁化鉿(HfAl)或TiAlC (碳化鈦鋁)等，但不以此為限；若電晶體為P型電晶體，功函數金屬層78可選用功函數為4.8 eV～5.2 eV的金屬材料，如氮化鈦(TiN)、氮化鉭(TaN)或碳化鉭(TaC)等，但不以此為限。功函數金屬層78與低阻抗金屬層80之間可包含另一阻障層(圖未示)，其中阻障層的材料可包含鈦(Ti)、氮化鈦(TiN)、鉭(Ta)、氮化鉭(TaN)等材料。低阻抗金屬層80則可選自銅(Cu)、鋁(Al)、鎢(W)、鈦鋁合金(TiAl)、鈷鎢磷化物(cobalt tungsten phosphide，CoWP)等低電阻材料或其組合。由於依據金屬閘極置換製程將虛置閘極轉換為金屬閘極乃此領域者所熟知技藝，在此不另加贅述。接著可去除部分高介電常數介電層76、部分功函數金屬層78與部分低阻抗金屬層80形成凹槽(圖未示)，然後再填入一硬遮罩82於凹槽內並使硬遮罩82與層間介電層74表面齊平，其中硬遮罩82可選自由氧化矽、氮化矽、氮氧化矽以及氮碳化矽所構成的群組。
之後可進行一圖案轉移製程，例如可利用一圖案化遮罩去除閘極結構54、56、58旁的部分的層間介電層74以及部分接觸洞蝕刻停止層以形成複數個接觸洞(圖未示)並暴露出源極/汲極區域70。然後再於各接觸洞中填入所需的金屬材料，例如包含鈦(Ti)、氮化鈦(TiN)、鉭(Ta)、氮化鉭(TaN)等的阻障層材料以及選自鎢(W)、銅(Cu)、鋁(Al)、鈦鋁合金(TiAl)、鈷鎢磷化物(cobalt tungsten phosphide，CoWP)等低電阻材料或其組合的低阻抗金屬層。之後進行一平坦化製程，例如以化學機械研磨去除部分金屬材料以分別形成接觸插塞84於各接觸洞內電連接源極/汲極區域70。至此即完成本發明較佳實施例一半導體元件的製作。
請再參照第1圖與第11圖，第1圖與第11圖又分別揭露本發明一實施例之一半導體元件之結構示意圖。如第1圖與第11圖所示，半導體元件主要包含一基底12具有高壓區14、中壓區16以及低壓區18，高壓元件114設於高壓區14，中壓元件116設於中壓區16以及低壓元件118設於低壓區18，靜電放電保護環72環繞高壓元件114以及淺溝隔離50環繞高壓元件114、中壓元件116以及低壓元件118。其中高壓元件114包含基座20設於基底12上、閘極介電層42設於基座20上、由高介電常數介電層76、功函數金屬層78與低阻抗金屬層80所構成的閘極電極66設於閘極介電層42上以及源極/汲極區域70設於閘極電極66兩側的基座20內。
中壓元件116包含基座22設於基底12上、閘極介電層48設於基座20上、由高介電常數介電層76、功函數金屬層78與低阻抗金屬層80所構成的閘極電極66設於閘極介電層48上以及源極/汲極區域70設於閘極電極66兩側的基座22內。低壓元件118則包含複數個鰭狀結構24設於基底12、閘極介電層52設於鰭狀結構24上、由高介電常數介電層76、功函數金屬層78與低阻抗金屬層80所構成的閘極電極66設於閘極介電層52上以及源極/汲極區域70設於閘極電極66兩側的鰭狀結構24或基底12內。
從細部來看，高壓區14的閘極電極66頂表面較佳切齊中壓區16與低壓區18的閘極電極66頂表面，高壓區14的閘極介電層42頂表面較佳低於中壓區16的閘極介電層48頂表面與低壓區18的鰭狀結構24頂表面但切齊淺溝隔離50頂表面，中壓區16的閘極介電層48頂表面較佳切齊低壓區18的鰭狀結構24頂表面，低壓區18的閘極介電層52頂表面可略高於中壓區16的閘極介電層48頂表面，高壓區14的源極/汲極區域70頂表面切齊低壓區18的鰭狀結構24頂表面，且靜電放電保護環72頂表面切齊源極/汲極區域70頂表面。 以上所述僅為本發明之較佳實施例，凡依本發明申請專利範圍所做之均等變化與修飾，皆應屬本發明之涵蓋範圍。
12:基底 14:高壓區 16:中壓區 18:低壓區 20:基座 22:基座 24:鰭狀結構 26:襯墊層 28:襯墊層 30:硬遮罩 32:絕緣層 34:摻雜區 36:硬遮罩 38:圖案化遮罩 40:凹槽 42:閘極介電層 44:硬遮罩 46:圖案化遮罩 48:閘極介電層 50:淺溝隔離 52:閘極介電層 54:閘極結構 56:閘極結構 58:閘極結構 60:閘極材料層 62:硬遮罩 64:硬遮罩 66:閘極電極 68:磊晶層 70:源極/汲極區域 72:靜電放電保護環 74:層間介電層 76:高介電常數介電層 78:功函數金屬層 80:低阻抗金屬層 82:硬遮罩 84:接觸插塞 114:高壓元件 116:中壓元件 118:低壓元件
第1圖至第11圖為本發明一實施例製作半導體元件之方法示意圖。
12:基底
14:高壓區
16:中壓區
18低壓區
20:基座
22:基座
24:鰭狀結構
32:絕緣層
34:摻雜區
42:閘極介電層
48:閘極介電層
50:淺溝隔離
52:閘極介電層
54:閘極結構
56:閘極結構
58:閘極結構
66:閘極電極
70:源極/汲極區域
72:靜電放電保護環
74:層間介電層
76:高介電常數介電層
78:功函數金屬層
80:低阻抗金屬層
82:硬遮罩
84:接觸插塞
114:高壓元件
116:中壓元件
118:低壓元件

Claims (17)

  1. 一種製作半導體元件的方法，其特徵在於，包含： 提供一基底包含一高壓區、一中壓區以及一低壓區； 形成一高壓元件於該高壓區，該高壓元件包含： 一第一基座設於該基底上； 一第一閘極介電層設於該第一基座上；以及 一第一閘極電極設於該第一閘極介電層上； 形成一低壓元件於該低壓區，該低壓元件包含： 一鰭狀結構設於該基底上；以及 一第二閘極電極設於該鰭狀結構上，其中該第一閘極介電層頂表面低於該鰭狀結構頂表面。
  2. 如申請專利範圍第1項所述之方法，其中該第一閘極電極頂表面切齊該第二閘極電極頂表面。
  3. 如申請專利範圍第1項所述之方法，另包含： 形成該第一基座於該高壓區、一第二基座於該中壓區以及該鰭狀結構於該低壓區； 形成一絕緣層環繞該第一基座、該第二基座以及該鰭狀結構； 去除部分該第一基座； 形成該第一閘極介電層於該第一基座上； 形成一第二閘極介電層於該第二基座上； 去除該絕緣層以形成一淺溝隔離； 形成一第三閘極介電層於該鰭狀結構上； 形成該第一閘極電極於該第一閘極介電層上、該第二閘極電極於該第三閘極介電層上以及一第三閘極電極於該第二閘極介電層上； 形成一第一源極/汲極區域於該第一閘極電極旁；以及 形成一第二源極/汲極區域於該第二閘極電極旁。
  4. 如申請專利範圍第3項所述之方法，其中該第一閘極介電層頂表面低於該第二閘極介電層頂表面。
  5. 如申請專利範圍第3項所述之方法，其中該第一閘極電極頂表面切齊該第三閘極電極頂表面。
  6. 如申請專利範圍第3項所述之方法，其中該第一源極/汲極區域頂表面切齊該鰭狀結構頂表面。
  7. 如申請專利範圍第3項所述之方法，另包含形成一靜電放電保護環環繞該高壓元件。
  8. 如申請專利範圍第7項所述之方法，其中該靜電放電保護環頂表面切齊該第一源極/汲極區域頂表面。
  9. 一種半導體元件，其特徵在於，包含： 一基底包含一高壓區、一中壓區以及一低壓區； 一高壓元件設於該高壓區，該高壓元件包含： 一第一基座設於該基底上； 一第一閘極介電層設於該第一基座上；以及 一第一閘極電極設於該第一閘極介電層上； 一低壓元件設於該低壓區，該低壓元件包含： 一鰭狀結構設於該基底上；以及 一第二閘極電極設於該鰭狀結構上，其中該第一閘極介電層頂表面低於該鰭狀結構頂表面。
  10. 如申請專利範圍第9項所述之半導體元件，其中該第一閘極電極頂表面切齊該第二閘極電極頂表面。
  11. 如申請專利範圍第9項所述之半導體元件，其中該高壓元件包含一源極/汲極區域設於該第一閘極電極旁，且該源極/汲極區域頂表面切齊該鰭狀結構頂表面。
  12. 如申請專利範圍第11項所述之半導體元件，另包含一淺溝隔離設於該第一基座與該源極/汲極區域之間。
  13. 如申請專利範圍第11項所述之半導體元件，另包含形成一靜電放電保護環環繞該高壓元件。
  14. 如申請專利範圍第13項所述之半導體元件，其中該靜電放電保護環頂表面切齊該源極/汲極區域頂表面。
  15. 如申請專利範圍第9項所述之半導體元件，另包含一中壓元件設於該中壓區，該中壓元件包含： 一第二基座設於該基底上； 一第二閘極介電層設於該第二基座上；以及 一第三閘極電極設於該第二閘極介電層上。
  16. 如申請專利範圍第15項所述之半導體元件，其中該第一閘極介電層頂表面低於該第二閘極介電層頂表面。
  17. 如申請專利範圍第15項所述之半導體元件，其中該第一閘極電極頂表面切齊該第三閘極電極頂表面。
TW111130244A 2021-12-17 2022-08-11 半導體元件及其製作方法 TW202339000A (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
CN202111552301.1A CN116266557A (zh) 2021-12-17 2021-12-17 半导体元件及其制作方法
CN202111552301.1 2021-12-17

Publications (1)

Publication Number Publication Date
TW202339000A true TW202339000A (zh) 2023-10-01

Family

ID=86743690

Family Applications (1)

Application Number Title Priority Date Filing Date
TW111130244A TW202339000A (zh) 2021-12-17 2022-08-11 半導體元件及其製作方法

Country Status (3)

Country Link
US (1) US20230197710A1 (zh)
CN (1) CN116266557A (zh)
TW (1) TW202339000A (zh)

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20230154922A1 (en) * 2021-11-12 2023-05-18 Taiwan Semiconductor Manufacturing Co., Ltd. Integration of Multiple Transistors Having Fin and Mesa Structures

Also Published As

Publication number Publication date
US20230197710A1 (en) 2023-06-22
CN116266557A (zh) 2023-06-20

Similar Documents

Publication Publication Date Title
CN106803484B (zh) 半导体元件及其制作方法
CN109873035B (zh) 半导体元件及其制作方法
TWI722073B (zh) 半導體元件及其製作方法
TWI675406B (zh) 半導體元件及其製作方法
TWI728139B (zh) 半導體元件及其製作方法
TWI641135B (zh) 具有磊晶結構之鰭狀場效電晶體
TWI724164B (zh) 半導體元件及其製作方法
CN116705613A (zh) 半导体元件及其制作方法
CN107808849B (zh) 半导体元件及其制作方法
TWI716601B (zh) 半導體元件及其製作方法
TWI729181B (zh) 半導體元件及其製作方法
TWI761529B (zh) 半導體元件及其製作方法
TW201725628A (zh) 半導體元件及其製作方法
TW202046387A (zh) 半導體元件及其製作方法
TWI814888B (zh) 一種製作半導體元件的方法
TWI612666B (zh) 一種製作鰭狀場效電晶體的方法
TWI776911B (zh) 半導體元件及其製作方法
TW202318668A (zh) 橫向擴散金氧半導體元件
TWI788487B (zh) 半導體元件
CN115206802A (zh) 横向扩散金属氧化物半导体元件及其制作方法
TW202339000A (zh) 半導體元件及其製作方法
US20240204085A1 (en) Semiconductor device and method for fabricating the same
US20230197523A1 (en) Semiconductor device and method for fabricating the same
US20240213247A1 (en) Semiconductor device and method for fabricating the same
EP4280278A1 (en) Semiconductor device and method for fabricating the same