TW201515106A - Forming method of multi-layer protective film and forming device of multi-layer protective film - Google Patents

Forming method of multi-layer protective film and forming device of multi-layer protective film Download PDF

Info

Publication number
TW201515106A
TW201515106A TW103121009A TW103121009A TW201515106A TW 201515106 A TW201515106 A TW 201515106A TW 103121009 A TW103121009 A TW 103121009A TW 103121009 A TW103121009 A TW 103121009A TW 201515106 A TW201515106 A TW 201515106A
Authority
TW
Taiwan
Prior art keywords
film
forming
gas
protective film
ruthenium
Prior art date
Application number
TW103121009A
Other languages
Chinese (zh)
Other versions
TWI665730B (en
Inventor
Tetsuya Takato
Sachio Watanabe
Original Assignee
Tokyo Electron Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Tokyo Electron Ltd filed Critical Tokyo Electron Ltd
Publication of TW201515106A publication Critical patent/TW201515106A/en
Application granted granted Critical
Publication of TWI665730B publication Critical patent/TWI665730B/en

Links

Classifications

    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/84Passivation; Containers; Encapsulations
    • H10K50/844Encapsulations
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/02164Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon oxide, e.g. SiO2
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02123Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon
    • H01L21/0217Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer the material containing silicon the material being a silicon nitride not containing oxygen, e.g. SixNy or SixByNz
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier
    • H01L27/12Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body
    • H01L27/1214Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having at least one potential-jump barrier or surface barrier; including integrated passive circuit elements with at least one potential-jump barrier or surface barrier the substrate being other than a semiconductor body, e.g. an insulating body comprising a plurality of TFTs formed on a non-semiconducting substrate, e.g. driving circuits for AMLCDs
    • H01L27/1259Multistep manufacturing methods
    • H01L27/1262Multistep manufacturing methods with a particular formation, treatment or coating of the substrate
    • HELECTRICITY
    • H10SEMICONDUCTOR DEVICES; ELECTRIC SOLID-STATE DEVICES NOT OTHERWISE PROVIDED FOR
    • H10KORGANIC ELECTRIC SOLID-STATE DEVICES
    • H10K50/00Organic light-emitting devices
    • H10K50/80Constructional details
    • H10K50/84Passivation; Containers; Encapsulations
    • H10K50/844Encapsulations
    • H10K50/8445Encapsulations multilayered coatings having a repetitive structure, e.g. having multiple organic-inorganic bilayers

Abstract

The invention provides a forming method of a multi-layer protective film and a forming device of a multi-layer protective film. The forming method of a multi-layer protective film can be free of a dehydrogenation process. In a process of forming a grid protective film (31) and a passivation layer (35) provided with silicon nitride films (31a, 35b) and silicon oxide films (31b, 35a) and contacting with a channel (32) formed by IGZO, silicon oxide films (31b, 35a) are formed by using silicon chloride gas and oxygen free of hydrogen atoms; silicon nitride films (31a, 35b) are formed by using silicon chloride gas and nitrogen gas free of hydrogen atom to continuously perform film formation of the silicon oxide films (31b, 35a) and the silicon nitride films (31a, 35b).

Description

多層保護膜之形成方法及多層保護膜之形成裝置 Method for forming multilayer protective film and device for forming multilayer protective film

本發明,係關於用以保護氧化物半導體之多層保護膜之形成方法及多層保護膜之形成裝置。 The present invention relates to a method for forming a multilayer protective film for protecting an oxide semiconductor and a device for forming a multilayer protective film.

以往,FPD(Flat Panel Display)雖係使用液晶元件作為發光元件,但為了實現薄型之FPD,而液晶元件係應用薄型電晶體(TFT:Thin Film Transistor)。 Conventionally, a FPD (Flat Panel Display) uses a liquid crystal element as a light-emitting element. However, in order to realize a thin FPD, a thin-film transistor (TFT: Thin Film Transistor) is used for the liquid crystal element.

又,近年來,為了實現片狀顯示器或下一世代薄型電視,從而發展有機EL(Electrouminescence)元件的使用。由於有機EL元件為自發光型之發光元件,與液晶元件不同且不需要背光源,因此,可實現更薄型之顯示器。 Moreover, in recent years, in order to realize a sheet display or a next generation thin television, the use of an organic EL (Electrouminescence) element has been developed. Since the organic EL element is a self-luminous type of light-emitting element, unlike the liquid crystal element, and no backlight is required, a thinner display can be realized.

雖然有機EL元件係電流驅動型之元件,且在應用於有機EL元件的TFT中必需實現高速之開關動作,但由於目前主要被使用作為通道之構成材料的非晶矽之電子移動率並不是那麼高,因此,非晶矽不適合用在有機EL之通道的構成材料。 Although the organic EL element is a current-driven type element and a high-speed switching operation is required in a TFT applied to an organic EL element, the electron mobility of an amorphous germanium which is currently mainly used as a constituent material of a channel is not so It is high, and therefore, the amorphous germanium is not suitable for the constituent material of the channel of the organic EL.

於是,提出一種使用以可得到高電子移動率 之氧化物半導體形成通道的TFT。作為使用於像這樣的TFT之氧化物半導體,係例如已知由銦(In)、鎵(Ga)及鋅(Zn)之氧化物所構成的IGZO(例如,參閱非專利文獻1)。雖然IGZO為非晶質狀態但卻具有比較高的電子移動率(例如10cm2/(V.s)以上),因此,使用以IGZO等的氧化物半導體形成TFT之通道時,可實現高速的開關動作。 Thus, a TFT using a channel formed by an oxide semiconductor which can attain a high electron mobility has been proposed. For example, IGZO composed of an oxide of indium (In), gallium (Ga), and zinc (Zn) is known as an oxide semiconductor for use in such a TFT (see, for example, Non-Patent Document 1). Although IGZO is in an amorphous state but has a relatively high electron mobility (for example, 10 cm 2 /(V.s) or more), high-speed switching can be realized when a channel of a TFT is formed using an oxide semiconductor such as IGZO. action.

又,在TFT中,為了從外界之離子或水分確 實地保護通道,而藉由複數個膜例如氮化矽(SiN)膜及氧化矽(SiO2)膜來予以構成通道之保護膜(例如,參閱專利文獻1)。可是,例如在藉由電漿CVD(Chemical Vapor Deposition)形成氮化矽膜時,雖大多使用矽烷(SiH4)作為矽源、使用氨(NH3)作為氮源,但在使用電漿從矽烷及氨形成氮化矽膜時,存在有氫自由基或氫離子作為氫原子而進入到氮化矽膜之缺陷的情況。亦即,存在有保護膜包含氫原子的情況。 Further, in the TFT, in order to reliably protect the channel from ions or moisture from the outside, a protective film of the channel is formed by a plurality of films such as a tantalum nitride (SiN) film and a yttrium oxide (SiO 2 ) film (for example, See Patent Document 1). However, for example, when a tantalum nitride film is formed by plasma CVD (Chemical Vapor Deposition), cesane (SiH 4 ) is mostly used as a germanium source, and ammonia (NH 3 ) is used as a nitrogen source, but plasma is used from decane. When ammonia forms a tantalum nitride film, there is a case where a hydrogen radical or a hydrogen ion enters a defect of a tantalum nitride film as a hydrogen atom. That is, there is a case where the protective film contains a hydrogen atom.

由於包含於保護膜之氫原子為氧化物半導體 例如隨著時間經過使氧原子從IGZO脫離而使IGZO之特性改變,因此,在形成通道之保護膜之後,必需進行施加熱處理至該保護膜而使氫原子積極地從保護膜脫離的脫氫工程。 Since the hydrogen atom contained in the protective film is an oxide semiconductor For example, when the oxygen atom is detached from the IGZO as time passes, the characteristics of the IGZO are changed. Therefore, after the protective film of the channel is formed, it is necessary to perform a dehydrogenation process in which heat treatment is applied to the protective film to positively detach the hydrogen atom from the protective film. .

〔先前技術文獻〕 [Previous Technical Literature] 〔專利文獻〕 [Patent Document]

[專利文獻1]日本特許3148183號 [Patent Document 1] Japanese Patent No. 3148183

〔非專利文獻〕 [Non-patent literature]

[非專利文獻1]「實現輕又薄之片狀顯示器的氧化物半導體TFT」,三浦 健太郎及其他,東芝REVIEW Vol. 67 No. 1 (2012) [Non-Patent Document 1] "Oxide Semiconductor TFT for Realizing a Light and Thin Sheet Display", Miura Kentaro and others, Toshiba REVIEW Vol. 67 No. 1 (2012)

然而,由於脫氫工程需要時間,因此,存在有生產率下降的問題。又,如上述,在脫氫工程中,雖係施加熱處理至保護膜,但在將有機EL元件應用於片狀顯示器時,由於片狀顯示器之基板係由樹脂所形成,因此,亦存在有基板因熱而變形、變質的問題。 However, since the dehydrogenation process requires time, there is a problem that productivity is lowered. Further, as described above, in the dehydrogenation process, although the heat treatment is applied to the protective film, when the organic EL device is applied to the sheet display, since the substrate of the sheet display is formed of a resin, the substrate is also present. The problem of deformation and deterioration due to heat.

本發明之目的,係提供一種可不必進行脫氫工程的多層保護膜之形成方法及多層保護膜之形成裝置。 It is an object of the present invention to provide a method for forming a multilayer protective film which does not require dehydrogenation engineering and a device for forming a multilayer protective film.

為了達成上述目的,根據申請專利範圍第1項記載的多層保護膜之形成方法,係接觸氧化物半導體並且至少包含氮化矽膜及氧化矽膜的多層保護膜之形成方法,其特徵係,具有下述步驟:氧化矽膜成膜步驟,使用四氯化矽(SiCl4)氣體或四氟化矽(SiF4)氣體及不包含氫原子的含氧氣體,形成前述氧化矽膜;及氮化矽膜成膜 步驟,使用前述四氯化矽氣體或前述四氟化矽氣體及不包含氫原子的含氮氣體,形成前述氮化矽膜,並連續執行前述氧化矽膜成膜步驟及前述氮化矽膜成膜步驟。 The method for forming a multilayer protective film according to claim 1, wherein the method for forming a multilayer protective film that contacts an oxide semiconductor and contains at least a tantalum nitride film and a hafnium oxide film is characterized in that a step of forming a ruthenium oxide film, using a ruthenium tetrachloride (SiCl 4 ) gas or a silicon germanium tetrafluoride (SiF 4 ) gas and an oxygen-containing gas containing no hydrogen atoms to form the ruthenium oxide film; and nitriding In the ruthenium film forming step, the ruthenium nitride film is formed using the ruthenium tetrachloride gas or the ruthenium tetrafluoride gas and a nitrogen gas containing no hydrogen atom, and the ruthenium oxide film formation step and the nitrogen are continuously performed. Film formation step of ruthenium film.

申請專利範圍第2項記載的多層保護膜之形成方法,係於申請專利範圍第1項記載的多層保護膜之形成方法,在前述氮化矽膜成膜步驟之前,執行前述氧化矽膜成膜步驟。 The method for forming a multilayer protective film according to claim 2, wherein the method for forming a multilayer protective film according to claim 1, wherein the ruthenium oxide film formation is performed before the step of forming the tantalum nitride film step.

申請專利範圍第3項記載的多層保護膜之形成方法,係於申請專利範圍第2項記載的多層保護膜之形成方法,在將前述氧化矽膜成膜步驟切換至前述氮化矽膜成膜步驟時,一邊持續前述四氯化矽氣體或前述四氟化矽氣體的供給,一邊停止前述含氧氣體的供給,然後,開始前述含氮氣體的供給。 The method for forming a multilayer protective film according to claim 2 is the method for forming a multilayer protective film according to claim 2, wherein the step of forming the ruthenium oxide film is switched to the film formation of the tantalum nitride film. In the step, the supply of the oxygen-containing gas is stopped while the supply of the antimony tetrachloride gas or the antimony tetrafluoride gas is continued, and then the supply of the nitrogen-containing gas is started.

申請專利範圍第4項記載的多層保護膜之形成方法,係於申請專利範圍第3項記載的多層保護膜之形成方法,在將前述氧化矽膜成膜步驟切換至前述氮化矽膜成膜步驟時,暫時使形成有前述氧化物半導體之基板的溫度下降。 The method for forming a multilayer protective film according to the invention of claim 4, wherein the step of forming the ruthenium oxide film is switched to the film formation of the tantalum nitride film. In the step, the temperature of the substrate on which the oxide semiconductor is formed is temporarily lowered.

申請專利範圍第5項記載的多層保護膜之形成方法,係於申請專利範圍第1項記載的多層保護膜之形成方法,在前述氧化矽膜成膜步驟之前,執行前述氮化矽膜成膜步驟。 The method for forming a multilayer protective film according to claim 5, wherein the method for forming a multilayer protective film according to claim 1, wherein the film formation by the tantalum nitride film is performed before the step of forming the ruthenium oxide film step.

申請專利範圍第6項記載的多層保護膜之形成方法,係於申請專利範圍第5項記載的多層保護膜之形 成方法,在將前述氮化矽膜成膜步驟切換至前述氧化矽膜成膜步驟時,一邊持續前述四氯化矽氣體或前述四氟化矽氣體的供給,一邊停止前述含氮氣體的供給,然後,開始前述含氧氣體的供給。 The method for forming a multilayer protective film according to claim 6 is the shape of the multilayer protective film described in claim 5 In the method of switching the film formation step of the tantalum nitride film to the film formation step of the hafnium oxide film, the supply of the nitrogen-containing gas is stopped while the supply of the hafnium tetrachloride gas or the hafnium tetrafluoride gas is continued. Then, the supply of the aforementioned oxygen-containing gas is started.

申請專利範圍第7項記載的多層保護膜之形成方法,係於申請專利範圍第6項記載的多層保護膜之形成方法,在將前述氮化矽膜成膜步驟切換至前述氧化矽膜成膜步驟時,暫時使形成有前述氧化物半導體之基板的溫度下降。 The method for forming a multilayer protective film according to claim 7 is the method for forming a multilayer protective film according to claim 6, wherein the step of forming the tantalum nitride film is switched to the film formation of the ruthenium oxide film. In the step, the temperature of the substrate on which the oxide semiconductor is formed is temporarily lowered.

申請專利範圍第8項的多層保護膜之形成方法,係於申請專利範圍第1~7項中任一項之多層保護膜之形成方法,前述不包含氫原子的含氮氣體係氮氣。 The method for forming a multilayer protective film according to any one of claims 1 to 7, wherein the nitrogen-containing nitrogen gas system does not contain a hydrogen atom.

申請專利範圍第9項的多層保護膜之形成方法,係於申請專利範圍第1~8項中任一項之多層保護膜之形成方法,前述不包含氫原子的含氧氣體係氧氣。 The method for forming a multilayer protective film according to any one of claims 1 to 8, wherein the oxygen-containing oxygen-containing system does not contain a hydrogen atom.

申請專利範圍第10項的多層保護膜之形成方法,係於申請專利範圍第1~9項中任一項之多層保護膜之形成方法,前述氧化物半導體,係包含銦、鎵及鋅的氧化物。 The method for forming a multilayer protective film according to any one of claims 1 to 9, wherein the oxide semiconductor contains oxidation of indium, gallium, and zinc. Things.

申請專利範圍第11項的多層保護膜之形成方法,係於申請專利範圍第1~10項中任一項之多層保護膜之形成方法,前述多層保護膜,係電晶體構造中之底塗層、閘極保護膜、阻擋層及鈍化層之至少一個。 The method for forming a multilayer protective film according to any one of claims 1 to 10, wherein the multilayer protective film is a primer layer in a crystal structure. At least one of a gate protective film, a barrier layer and a passivation layer.

為了達成上述目的,申請專利範圍第12項記 載的多層保護膜之形成方法,係接觸氧化物半導體並且由至少包含氮及矽的膜與包含氧氣及矽的膜所構成之多層保護膜之形成方法,其特徵係,使用四氯化矽(SiCl4)氣體或四氟化矽(SiF4)氣體與不包含氫原子之含氧氣體及不包含氫原子之含氮氣體的至少一方,形成由氧化矽膜、氮化矽膜及氮化氧矽膜中之至少2個膜所構成的多層保護膜,構成前述多層保護膜的前述至少2個膜,係透過執行連續的成膜處理而形成。 In order to achieve the above object, a method for forming a multilayer protective film according to claim 12 is a method of forming a multilayer protective film comprising a film comprising at least an oxide and a semiconductor and a film containing at least nitrogen and cerium and a film containing oxygen and cerium. Characterized by the use of at least one of a ruthenium tetrachloride (SiCl 4 ) gas or a silicon germanium tetrafluoride (SiF 4 ) gas and an oxygen-containing gas containing no hydrogen atoms and a nitrogen-containing gas containing no hydrogen atoms. A multilayer protective film comprising at least two of a ruthenium film, a tantalum nitride film, and a tantalum nitride film, and the at least two films constituting the multilayer protective film are formed by performing a continuous film formation process.

為了達成上述目的,申請專利範圍第13項記載的多層保護膜之形成裝置,係接觸氧化物半導體並且至少包含氮化矽膜及氧化矽膜的多層保護膜之形成裝置,其特徵係,具備有:含矽氣體供給部,供給四氯化矽氣體或四氟化矽氣體;含氧氣體供給部,供給不包含氫原子的含氧氣體;及含氮氣體供給部,供給不包含氫原子的含氮氣體,供給前述四氯化矽氣體或前述四氟化矽氣體及前述含氧氣體而形成前述氧化矽膜,供給前述前述四氯化矽氣體或前述四氟化矽氣體及前述含氮氣體而形成前述氮化矽膜,並連續執行前述氧化矽膜之成膜及前述氮化矽膜之成膜。 In order to achieve the above object, the apparatus for forming a multilayer protective film according to claim 13 is a device for forming a multilayer protective film which is in contact with an oxide semiconductor and includes at least a tantalum nitride film and a hafnium oxide film. a helium-containing gas supply unit that supplies helium tetrachloride gas or a hafnium tetrafluoride gas; an oxygen-containing gas supply unit that supplies an oxygen-containing gas that does not contain hydrogen atoms; and a nitrogen-containing gas supply unit that supplies a hydrogen-free gas containing unit The nitrogen gas is supplied to the ruthenium tetrachloride gas or the ruthenium tetrafluoride gas and the oxygen-containing gas to form the ruthenium oxide film, and the ruthenium tetrachloride gas or the ruthenium tetrafluoride gas and the nitrogen gas-containing gas are supplied. The tantalum nitride film is formed, and the formation of the tantalum oxide film and the formation of the tantalum nitride film are continuously performed.

申請專利範圍第14項記載的多層保護膜之形成裝置,係於申請專利範圍第13項記載的多層保護膜之形成裝置,具備有ICP(Inductively Coupling Plasma)天線,且藉由以前述ICP天線所生成的感應耦合電漿形成前述氧化矽膜及前述氮化矽膜。 The apparatus for forming a multilayer protective film according to claim 13 is the apparatus for forming a multilayer protective film according to claim 13, comprising an ICP (Inductively Coupling Plasma) antenna, and the ICP antenna is used The resulting inductively coupled plasma forms the foregoing hafnium oxide film and the tantalum nitride film.

根據本發明,在氧化矽膜之成膜中使用四氯化矽氣體或四氟化矽氣體及不包含氫原子的含氧氣體,在氮化矽膜之成膜中使用四氯化矽氣體或四氟化矽氣體及不包含氫原子的含氮氣體,因此,氫原子不會進入到氧化矽膜或氮化矽膜之缺陷,且多層保護膜不包含氫原子。其結果,可不必進行脫氫工程。又,由於連續執行氧化矽膜之成膜及氮化矽膜之成膜,因此,可防止不需要之成分混入至多層保護膜。 According to the present invention, a hafnium tetrachloride gas or a hafnium tetrafluoride gas and an oxygen-containing gas containing no hydrogen atoms are used in the film formation of the hafnium oxide film, and hafnium tetrachloride gas or a film is formed in the film formation of the tantalum nitride film. The antimony tetrafluoride gas and the nitrogen-containing gas containing no hydrogen atom do not enter the defects of the hafnium oxide film or the tantalum nitride film, and the multilayer protective film does not contain hydrogen atoms. As a result, it is not necessary to perform a dehydrogenation process. Further, since the film formation of the ruthenium oxide film and the film formation of the tantalum nitride film are continuously performed, it is possible to prevent the unnecessary components from being mixed into the multilayer protective film.

S‧‧‧基板 S‧‧‧Substrate

10‧‧‧電漿CVD成膜裝置 10‧‧‧Micro plasma CVD film forming device

13‧‧‧ICP天線 13‧‧‧ICP antenna

18‧‧‧含矽氣體供給部 18‧‧‧矽 Gas supply department

19‧‧‧含氧氣體供給部 19‧‧‧Oxygen gas supply department

20‧‧‧含氮氣體供給部 20‧‧‧Nitrogen supply unit

28,36,38,46‧‧‧TFT 28,36,38,46‧‧‧TFT

31,43‧‧‧閘極保護膜 31,43‧‧‧ gate protective film

31a,35b,37b,39a,43b‧‧‧氮化矽膜 31a, 35b, 37b, 39a, 43b‧‧‧ nitride film

31b,35a,37a,39b,43a‧‧‧氧化矽膜 31b, 35a, 37a, 39b, 43a‧‧‧ oxide film

31c‧‧‧氮化氧矽膜 31c‧‧‧Nitride film

32,40‧‧‧通道 32,40‧‧‧ channel

35‧‧‧鈍化層 35‧‧‧ Passivation layer

37‧‧‧阻蝕刻層 37‧‧‧etching layer

39‧‧‧底塗層 39‧‧‧Undercoat

[圖1]概略地表示本發明之實施形態之作為多層保護膜之形成裝置之電漿CVD成膜裝置之構成的剖面圖。 Fig. 1 is a cross-sectional view schematically showing a configuration of a plasma CVD film forming apparatus as a forming apparatus of a multilayer protective film according to an embodiment of the present invention.

[圖2]表示本實施形態之應用多層保護膜之形成方法所形成之下閘極型之TFT之構成的剖面圖。 Fig. 2 is a cross-sectional view showing a configuration of a gate-type TFT formed by a method of forming a multilayer protective film according to the embodiment.

[圖3]表示本實施形態之多層保護膜之形成方法的流程圖。 Fig. 3 is a flow chart showing a method of forming a multilayer protective film of the present embodiment.

[圖4]表示圖2中之閘極保護膜之層積構造的放大剖面圖。 Fig. 4 is an enlarged cross-sectional view showing a laminated structure of the gate protective film of Fig. 2;

[圖5]表示本實施形態之應用多層保護膜之形成方法所形成之下閘極型之TFT之變形例之構成的剖面圖。 Fig. 5 is a cross-sectional view showing a configuration of a modified example of a gate-type TFT formed by a method of forming a multilayer protective film according to the embodiment.

[圖6]表示本實施形態之應用多層保護膜之形成方法 所形成之上閘極型之TFT之構成的剖面圖。 Fig. 6 shows a method of forming a multilayer protective film according to the embodiment A cross-sectional view showing the structure of the upper gate type TFT.

[圖7]表示本實施形態之應用多層保護膜之形成方法所形成之上閘極型之TFT之變形例之構成的剖面圖。 Fig. 7 is a cross-sectional view showing a configuration of a modified example of a gate-type TFT formed by a method of forming a multilayer protective film according to the embodiment.

以下,參照圖面說明本發明的實施形態。 Hereinafter, embodiments of the present invention will be described with reference to the drawings.

首先,說明關於本發明之實施形態之多層保護膜之形成裝置。 First, a device for forming a multilayer protective film according to an embodiment of the present invention will be described.

圖1,係概略地表示本實施形態之作為多層保護膜之形成裝置之電漿CVD成膜裝置之構成的剖面圖。 Fig. 1 is a cross-sectional view schematically showing the configuration of a plasma CVD film forming apparatus as a forming apparatus for a multilayer protective film of the present embodiment.

在圖1中,電漿CVD成膜裝置10,係例如具備有:大致為殼體形狀的腔室11,收容FPD或片狀顯示器用之基板(以下僅稱作「基板」)S;載置台12,配置於該腔室11的底部並將基板S載置於上面;ICP天線13,於腔室11的外部,配置成與腔室11內部之載置台12對向;及窗構件14,構成腔室11之頂部,介設於載置台12及ICP天線13之間。 In FIG. 1, the plasma CVD film forming apparatus 10 includes, for example, a chamber 11 having a substantially casing shape, and a substrate for housing an FPD or a sheet display (hereinafter simply referred to as "substrate") S; 12, disposed at the bottom of the chamber 11 and placed on the substrate S; the ICP antenna 13 is disposed outside the chamber 11 to face the mounting table 12 inside the chamber 11; and the window member 14 is configured The top of the chamber 11 is interposed between the mounting table 12 and the ICP antenna 13.

腔室11係具有排氣裝置(未圖示),該排氣裝置係對腔室11進行抽真空而對腔室11之內部進行減壓。腔室11之窗構件14係由介電質所構成,分隔腔室11之內部與外部。 The chamber 11 has an exhaust device (not shown) that evacuates the chamber 11 to decompress the inside of the chamber 11. The window member 14 of the chamber 11 is composed of a dielectric material that partitions the inside and the outside of the chamber 11.

窗構件14,係經由絕緣構件(未圖示)被支撐於腔室11之側壁,且窗構件14與腔室11不會直接接觸,電性不導通。又,窗構件14,係具有至少可覆蓋載 置於載置台12之基板S全面的大小。另外,窗構件14,係亦可由複數個分割片所構成。 The window member 14 is supported by the side wall of the chamber 11 via an insulating member (not shown), and the window member 14 is not in direct contact with the chamber 11, and is electrically non-conductive. Moreover, the window member 14 has at least a cover load The substrate S placed on the mounting table 12 has a full size. Further, the window member 14 may be composed of a plurality of divided pieces.

在腔室11之側壁設有3個氣體導入口15、16、17,氣體導入口15,係經由氣體導入管22連接於被配置在腔室11之外部的含矽氣體供給部18,氣體導入口16,係經由氣體導入管23連接於被配置在腔室11之外部的含氧氣體供給部19及含氮氣體供給部20,氣體導入口17,係經由氣體導入管24連接於被配置在腔室11之外部的稀有氣體供給部21。 Three gas introduction ports 15, 16, and 17 are provided in the side wall of the chamber 11, and the gas introduction port 15 is connected to the helium-containing gas supply portion 18 disposed outside the chamber 11 via the gas introduction pipe 22, and the gas is introduced. The port 16 is connected to the oxygen-containing gas supply unit 19 and the nitrogen-containing gas supply unit 20 disposed outside the chamber 11 via the gas introduction pipe 23, and the gas introduction port 17 is connected to the gas introduction pipe 24 via the gas introduction pipe 24 A rare gas supply portion 21 outside the chamber 11.

含矽氣體供給部18,係經由氣體導入口15向腔室11之內部供給含矽氣體例如四氯化矽(SiCl4)氣體,含氧氣體供給部19,係經由氣體導入口16向腔室11之內部供給不包含氫原子的含氧氣體例如氧氣,含氮氣體供給部20,亦經由氣體導入口16向腔室11之內部供給不包含氫原子的含氮氣體例如氮氣,稀有氣體供給部21,係經由氣體導入口17向腔室11之內部供給稀有氣體例如氬氣。 The helium-containing gas supply unit 18 supplies a helium-containing gas such as hafnium tetrachloride (SiCl 4 ) gas to the inside of the chamber 11 via the gas introduction port 15, and the oxygen-containing gas supply unit 19 passes through the gas introduction port 16 to the chamber. An oxygen-containing gas containing no hydrogen atom, for example, oxygen, and a nitrogen-containing gas supply unit 20 are supplied to the inside of the chamber 11 through a gas introduction port 16 to supply a nitrogen-containing gas containing no hydrogen atom, for example, nitrogen gas, and a rare gas supply unit. 21, a rare gas such as argon is supplied to the inside of the chamber 11 via the gas introduction port 17.

各氣體導入管22、23、24,係具有質流控制器或閥(皆未圖示),調整從氣體導入口15、16、17所供給之各氣體的流量。特別是,氣體導入管23,係具有三通閥(未圖示),將從氣體導入口16所供給的氣體切換為氧氣及氮氣之任一。 Each of the gas introduction pipes 22, 23, and 24 has a mass flow controller or a valve (all not shown), and adjusts the flow rates of the respective gases supplied from the gas introduction ports 15, 16, and 17. In particular, the gas introduction pipe 23 has a three-way valve (not shown), and switches the gas supplied from the gas introduction port 16 to any of oxygen gas and nitrogen gas.

ICP天線13,係由沿著窗構件14之上面而配置之環狀的導線所構成,經由匹配器25連接於高頻電源 26。來自高頻電源26的高頻電流,係流過ICP天線13,該高頻電流,係在ICP天線13經由窗構件14,使磁場產生於腔室11之內部。雖然該磁場是因高頻電流產生而隨時間進行變化,但隨時間進行變化的磁場會生成感應電場,由該感應電場所加速的電子將與導入至腔室11內之氣體的分子或原子產生碰撞且產生感應耦合電漿。 The ICP antenna 13 is constituted by an annular wire disposed along the upper surface of the window member 14, and is connected to the high frequency power supply via the matching unit 25. 26. The high-frequency current from the high-frequency power source 26 flows through the ICP antenna 13, and the high-frequency current is generated in the ICP antenna 13 via the window member 14 to generate a magnetic field inside the chamber 11. Although the magnetic field changes with time due to the generation of a high-frequency current, a magnetic field that changes with time generates an induced electric field, and electrons accelerated by the induced electric field are generated with molecules or atoms of a gas introduced into the chamber 11. Collision and inductively coupled plasma.

在電漿CVD成膜裝置10,係藉由感應耦合電漿從供給至腔室11之內部的四氯化矽氣體、氧氣及氬氣生成陽離子或自由基,藉由CVD在基板S上形成氧化矽膜,並且從供給至腔室11之內部的四氯化矽氣體、氮氣及氬氣生成陽離子或自由基,藉由CVD在基板S上形成氮化矽膜,藉此,形成由氧化矽膜及氮化矽膜所構成的多層保護膜。另外,氬氣雖然不是直接構成氧化矽膜或氮化矽膜的材料氣體,但是,將作為直接構成氧化矽膜或氮化矽膜之材料氣體的四氯化矽氣體、氧氣及氮氣調整至適當的濃度,則進一步可容易進行用以生成感應耦合電漿的放電等,而在成膜處理中發揮輔助作用。 In the plasma CVD film forming apparatus 10, cations or radicals are generated from indium tetrachloride gas, oxygen gas, and argon gas supplied to the inside of the chamber 11 by inductively coupled plasma, and oxidation is formed on the substrate S by CVD. The ruthenium film is formed, and a ruthenium or a radical is generated from ruthenium tetrachloride gas, nitrogen gas, and argon gas supplied to the inside of the chamber 11, and a tantalum nitride film is formed on the substrate S by CVD, whereby a ruthenium oxide film is formed. And a multilayer protective film composed of a tantalum nitride film. Further, although the argon gas is not a material gas which directly constitutes a ruthenium oxide film or a tantalum nitride film, the ruthenium tetrachloride gas, oxygen gas, and nitrogen gas which are material gases directly constituting the ruthenium oxide film or the tantalum nitride film are appropriately adjusted. The concentration can further facilitate the discharge or the like for generating the inductively coupled plasma, and can play an auxiliary role in the film formation process.

又,電漿CVD成膜裝置10係更具備有控制器27,該控制器27係用以控制電漿CVD成膜裝置10之各構成要素的動作。 Further, the plasma CVD film forming apparatus 10 further includes a controller 27 for controlling the operation of each component of the plasma CVD film forming apparatus 10.

圖2,係表示本實施形態之應用多層保護膜之形成方法所形成之下閘極型之TFT之構成的剖面圖。 Fig. 2 is a cross-sectional view showing the structure of a gate-type TFT formed by a method of forming a multilayer protective film according to the embodiment.

在圖2中,TFT28,係具備有:底塗層29,成膜於基板S上;閘極電極30,部分地形成於底塗層29 上;閘極保護膜31,由形成為覆蓋底塗層29及閘極電極30的多層保護膜所構成;通道32,於閘極保護膜31上,形成為被配置於閘極電極30的正上方;源極電極33及汲極電極34,在閘極保護膜31上分別形成於通道32的兩側;及鈍化層35,由形成為覆蓋通道32、源極電極33及汲極電極34的多層保護膜所構成。 In FIG. 2, the TFT 28 is provided with an undercoat layer 29 formed on the substrate S, and a gate electrode 30 partially formed on the undercoat layer 29. The gate protective film 31 is formed of a multilayer protective film formed to cover the undercoat layer 29 and the gate electrode 30. The channel 32 is formed on the gate protective film 31 so as to be disposed on the gate electrode 30. The source electrode 33 and the drain electrode 34 are respectively formed on the gate protection film 31 on both sides of the channel 32; and the passivation layer 35 is formed to cover the channel 32, the source electrode 33 and the drain electrode 34. It is composed of a multilayer protective film.

在TFT28中,通道32係由IGZO所構成,閘極保護膜31係具有從圖中下方所層積的氮化矽膜31a及氧化矽膜31b,鈍化層35係具有從圖中下方所層積的氧化矽膜35a及氮化矽膜35b。在閘極保護膜31中,氧化矽膜31b係與通道32接觸,在鈍化層35中,氧化矽膜35a係與通道32接觸。 In the TFT 28, the channel 32 is composed of IGZO, and the gate protective film 31 has a tantalum nitride film 31a and a tantalum oxide film 31b laminated from the lower side in the drawing, and the passivation layer 35 has a laminate from the lower side in the drawing. The hafnium oxide film 35a and the tantalum nitride film 35b. In the gate protective film 31, the ruthenium oxide film 31b is in contact with the channel 32, and in the passivation layer 35, the ruthenium oxide film 35a is in contact with the channel 32.

在此,由於氧化矽膜31b、氧化矽膜35a及通道32皆是由氧化物所構成且容易相互連接,因此,透過使氧化矽膜31b或氧化矽膜35a接觸通道32,可抑制閘極保護膜31、通道32及鈍化層35的相互剝離。 Here, since the yttrium oxide film 31b, the yttrium oxide film 35a, and the channel 32 are both made of an oxide and are easily connected to each other, the gate protection can be suppressed by causing the yttrium oxide film 31b or the yttrium oxide film 35a to contact the channel 32. The film 31, the channel 32, and the passivation layer 35 are mutually peeled off.

另外,閘極保護膜31或鈍化層35中的層積形態係不限於圖2所示者,例如,在閘極保護膜31中,亦可從圖中下方依序以氧化矽膜31b、氮化矽膜31a進行層積並使氮化矽膜31a接觸通道32,在鈍化層35中,亦可從圖中下方依序以氮化矽膜35b、氧化矽膜35a進行層積並使氮化矽膜35b接觸通道32。 In addition, the laminated form in the gate protective film 31 or the passivation layer 35 is not limited to those shown in FIG. 2. For example, in the gate protective film 31, the hafnium oxide film 31b and nitrogen may be sequentially arranged from the lower side in the drawing. The ruthenium film 31a is laminated and the tantalum nitride film 31a is in contact with the channel 32. In the passivation layer 35, the tantalum nitride film 35b and the yttrium oxide film 35a may be sequentially laminated and nitrided from the lower side in the drawing. The diaphragm 35b contacts the channel 32.

圖3,係表示本實施形態之多層保護膜之形成方法的流程圖。 Fig. 3 is a flow chart showing a method of forming the multilayer protective film of the embodiment.

圖3之流程圖,係依據預定程式,透過以控制器27控制電漿CVD成膜裝置10之各構成要素的動作予以執行。 The flowchart of Fig. 3 is executed by controlling the operation of each component of the plasma CVD film forming apparatus 10 by the controller 27 in accordance with a predetermined program.

首先,形成底塗層29,且將形成有閘極電極30的基板S搬入到電漿CVD成膜裝置10之腔室11的內部並載置於載置台12。 First, the undercoat layer 29 is formed, and the substrate S on which the gate electrode 30 is formed is carried into the chamber 11 of the plasma CVD film forming apparatus 10 and placed on the mounting table 12.

接下來,在對腔室11之內部進行減壓而該內部之真空度達到預定值之後,從各氣體導入口15、16、17向腔室11之內部供給四氯化矽氣體、氮氣及氬氣,藉由ICP天線13,在腔室11之內部構成感應電場並生成感應耦合電漿,而從四氯化矽氣體、氮氣及氬氣使陽離子或自由基產生,藉此,藉由CVD以覆蓋底塗層29或閘極電極30的方式形成氮化矽膜31a(步驟S31)(氮化矽膜成膜步驟)。 Next, after decompressing the inside of the chamber 11 and the internal vacuum degree reaches a predetermined value, helium tetrachloride gas, nitrogen gas, and argon are supplied from the respective gas introduction ports 15, 16, 17 to the inside of the chamber 11. By using the ICP antenna 13, an induced electric field is formed inside the chamber 11 and an inductively coupled plasma is generated, and cations or radicals are generated from ruthenium tetrachloride gas, nitrogen gas, and argon gas, whereby by CVD The tantalum nitride film 31a is formed in such a manner as to cover the undercoat layer 29 or the gate electrode 30 (step S31) (a hafnium nitride film forming step).

接下來,一邊持續四氯化矽氣體及氬氣的供給和感應電場之生成,一邊停止氮氣的供給,然後,開始氧氣的供給,並藉由CVD以覆蓋氮化矽膜31a的方式,形成氧化矽膜31b(步驟S32)(氧化矽膜成膜步驟)。 Next, while supplying the supply of helium tetrachloride gas and argon gas and the generation of the induced electric field, the supply of nitrogen gas is stopped, and then the supply of oxygen is started, and oxidation is formed by CVD covering the tantalum nitride film 31a. The ruthenium film 31b (step S32) (the ruthenium oxide film formation step).

藉此,形成具有氮化矽膜31a及氧化矽膜31b的閘極保護膜31。當處理從氮化矽膜31a之成膜切換成氧化矽膜31b之成膜並供給氧氣時,由於會持續生成感應電場且氮氣亦少量存在,因此,在CVD中會產生存在有從氧氣及氮氣所產生的陽離子或自由基兩者的期間。其結果,如圖4所示,在閘極保護膜31中,雖在氮化矽膜 31a及氧化矽膜31b之間形成有極薄的氮化氧矽膜31c,但,由於該氮化氧矽膜31c會使氧化矽膜31b及氮化矽膜31a相互連接,因此,可抑制閘極保護膜31中之氮化矽膜31a及氧化矽膜31b的層分離。 Thereby, the gate protective film 31 having the tantalum nitride film 31a and the tantalum oxide film 31b is formed. When the film formation of the tantalum nitride film 31a is switched to the film formation of the tantalum oxide film 31b and oxygen is supplied, since an induced electric field is continuously generated and nitrogen gas is also present in a small amount, there is a presence of oxygen and nitrogen in the CVD. The period during which both the cation or free radical is produced. As a result, as shown in FIG. 4, in the gate protective film 31, although the tantalum nitride film An extremely thin tantalum nitride film 31c is formed between 31a and the tantalum oxide film 31b. However, since the tantalum nitride film 31c connects the tantalum oxide film 31b and the tantalum nitride film 31a to each other, the gate can be suppressed. The layers of the tantalum nitride film 31a and the tantalum oxide film 31b in the pole protective film 31 are separated.

接下來,從電漿CVD成膜裝置10搬出基板S,在其他成膜裝置(未圖示)形成通道32、源極電極33及汲極電極34(步驟S33)。 Next, the substrate S is carried out from the plasma CVD film forming apparatus 10, and the channel 32, the source electrode 33, and the drain electrode 34 are formed in another film forming apparatus (not shown) (step S33).

接下來,在將基板S再次搬入到電漿CVD成膜裝置10之腔室11的內部且載置於載置台12,並對腔室11之內部進行減壓使該內部之真空度達到預定值之後,從各氣體導入口15、16、17向腔室11之內部供給四氯化矽氣體、氧氣及氬氣,在腔室11之內部生成感應耦合電漿,且從四氯化矽氣體、氧氣及氬氣使陽離子或自由基產生,藉此,藉由CVD以覆蓋通道32、源極電極33及汲極電極34的方式形成氧化矽膜35a(步驟S34)(氧化矽膜成膜步驟)。 Next, the substrate S is again carried into the chamber 11 of the plasma CVD film forming apparatus 10 and placed on the mounting table 12, and the inside of the chamber 11 is decompressed to bring the internal vacuum to a predetermined value. Thereafter, helium tetrachloride gas, oxygen gas, and argon gas are supplied from the respective gas introduction ports 15, 16, and 17 to the inside of the chamber 11, and inductively coupled plasma is generated inside the chamber 11, and the gas is filtered from hafnium tetrachloride. Oxygen and argon generate cations or radicals, whereby the ruthenium oxide film 35a is formed by CVD covering the channel 32, the source electrode 33, and the drain electrode 34 (step S34) (the ruthenium oxide film formation step) .

接下來,一邊持續四氯化矽氣體及氬氣的供給和感應電場之生成,一邊停止氧氣的供給,然後,開始氮氣的供給,並藉由CVD以覆蓋氧化矽膜35a的方式,形成氮化矽膜35b(步驟S35)(氮化矽膜成膜步驟)。 Next, while continuing the supply of the helium tetrachloride gas and the argon gas and the generation of the induced electric field, the supply of oxygen is stopped, and then the supply of nitrogen gas is started, and nitridation is formed by CVD covering the tantalum oxide film 35a. The ruthenium film 35b (step S35) (the ruthenium nitride film formation step).

藉此,形成具有氧化矽膜35a及氮化矽膜35b的鈍化層35。當處理從氧化矽膜35a之成膜切換成氮化矽膜35b之成膜並供給氮氣時,由於會持續生成感應電場且氮氣亦少量存在,因此,此時亦會在CVD中產生存在 有從氧氣及氮氣所產生的陽離子或自由基兩者的期間。其結果,在鈍化層35中,由於在氧化矽膜35a及氮化矽膜35b之間形成有極薄的氮化氧矽膜(未圖示),因此,在鈍化層35亦可抑制氧化矽膜35a及氮化矽膜35b的層分離。 Thereby, the passivation layer 35 having the hafnium oxide film 35a and the tantalum nitride film 35b is formed. When the film formation from the film formation of the hafnium oxide film 35a is switched to the film formation of the tantalum nitride film 35b and nitrogen gas is supplied, since an induced electric field is continuously generated and nitrogen gas is also present in a small amount, it is also present in the CVD. There are periods of both cations or free radicals generated from oxygen and nitrogen. As a result, in the passivation layer 35, since an extremely thin tantalum nitride film (not shown) is formed between the tantalum oxide film 35a and the tantalum nitride film 35b, the passivation layer 35 can also suppress ruthenium oxide. The layers of the film 35a and the tantalum nitride film 35b are separated.

接下來,在鈍化層35形成之後,結束本方法。 Next, after the passivation layer 35 is formed, the method is ended.

根據本實施形態之多層保護膜之形成方法,由於在氧化矽膜31b、35a之成膜中使用不包含氫原子的四氯化矽氣體及氧氣,在氮化矽膜31a、35b之成膜中使用不包含氫原子的四氯化矽氣體及氮氣,因此,氫原子不會進入到氧化矽膜31b、35a或氮化矽膜31a、35b之缺陷,且與由IGZO所構成之通道32接觸的閘極保護膜31或鈍化層35係不包含氫原子。其結果,在閘極保護膜31或鈍化層35之成膜中,可不必進行脫氫工程。 According to the method for forming a multilayer protective film of the present embodiment, the hafnium tetrachloride gas and the oxygen gas containing no hydrogen atoms are used for the formation of the tantalum oxide films 31b and 35a, and the tantalum nitride films 31a and 35b are formed. By using a hafnium tetrachloride gas containing no hydrogen atom and nitrogen gas, hydrogen atoms do not enter the defects of the hafnium oxide film 31b, 35a or the tantalum nitride films 31a, 35b, and are in contact with the channel 32 composed of IGZO. The gate protective film 31 or the passivation layer 35 does not contain hydrogen atoms. As a result, in the film formation of the gate protective film 31 or the passivation layer 35, it is not necessary to perform a dehydrogenation process.

又,在上述的多層保護膜之形成方法中,係透過不必從腔室11搬出基板S,將氮氣切換成氧氣或將氧氣切換成氮氣的方式,連續執行氮化矽膜31a及氧化矽膜31b之成膜和氧化矽膜35a及氮化矽膜35b之成膜,因此,可防止不需要之成分混入閘極保護膜31或鈍化層35,且可縮短生產率。 Further, in the above-described method of forming a multilayer protective film, the tantalum nitride film 31a and the tantalum oxide film 31b are continuously performed by switching the substrate S into oxygen without switching from the chamber 11 to oxygen or by switching the oxygen gas to nitrogen gas. Since the film formation and the formation of the hafnium oxide film 35a and the tantalum nitride film 35b prevent the unnecessary components from being mixed into the gate protection film 31 or the passivation layer 35, the productivity can be shortened.

且,在上述的多層保護膜之形成方法中,由於當處理從氮化矽膜31a之成膜切換成氧化矽膜31b之成膜時,及當處理從氧化矽膜35a之成膜切換成氮化矽膜 35b之成膜時,會持續四氯化矽氣體及氬氣之供給並不進行含矽氣體或稀有氣體之切換,因此,可更縮短生產率。 Further, in the above-described method of forming a multilayer protective film, when the film is formed by switching from the film formation of the tantalum nitride film 31a to the film formation of the tantalum oxide film 31b, and when the film is transferred from the film of the tantalum oxide film 35a to nitrogen, Phlegm film When the film formation of 35b is continued, the supply of helium tetrachloride gas and argon gas is not performed, and the switching of the helium-containing gas or the rare gas is not performed, so that the productivity can be further shortened.

在上述的多層保護膜之形成方法中,由於會持續生成感應電場,因此,不用進行感應耦合電漿之消滅或再生而可抑制隨著電漿之消滅或再生所致之微粒的發生。 In the method for forming a multilayer protective film described above, since an induced electric field is continuously generated, generation of fine particles due to destruction or regeneration of the plasma can be suppressed without performing the elimination or regeneration of the inductively coupled plasma.

又,在上述的多層保護膜之形成方法中,係藉由感應耦合電漿從四氯化矽氣體、氧氣及氮氣生成陽離子或自由基,藉由CVD形成氧化矽膜31b、35a及氮化矽膜31a、35b。由於感應耦合電漿的密度高,促進四氯化矽氣體、氧氣及氮氣之陽離子化或自由基化,因此,能夠以比較低的溫度例如200℃以下(更佳的是150℃以下)進行氧化矽膜31b、35a及氮化矽膜31a、35b之成膜。其結果,將TFT28應用於有機EL時,可抑制片狀顯示器之基板S因熱而變形、變質。 Further, in the above method for forming a multilayer protective film, cations or radicals are generated from ruthenium tetrachloride gas, oxygen gas, and nitrogen by inductively coupled plasma, and ruthenium oxide films 31b, 35a and tantalum nitride are formed by CVD. Membranes 31a, 35b. Since the density of the inductively coupled plasma is high, cationization or radicalization of ruthenium tetrachloride gas, oxygen gas, and nitrogen gas is promoted, and therefore, oxidation can be performed at a relatively low temperature, for example, 200 ° C or lower (more preferably, 150 ° C or lower). Film formation is performed on the ruthenium films 31b and 35a and the tantalum nitride films 31a and 35b. As a result, when the TFT 28 is applied to the organic EL, the substrate S of the sheet display can be suppressed from being deformed and deteriorated by heat.

在上述的多層保護膜之形成方法中,雖係使用四氯化矽氣體作為含矽氣體,但含矽氣體不限於此,例如亦可使用四氟化矽(SiF4)氣體、四溴化矽(SiBr4)氣體或四碘化矽(SiI4)氣體。又,雖使用氧氣作為含氧氣體,但含氧氣體不限於此,例如亦可使用臭氧氣體。 In the method for forming a multilayer protective film described above, although hafnium tetrachloride gas is used as the helium-containing gas, the helium-containing gas is not limited thereto, and for example, germanium tetrafluoride (SiF 4 ) gas or germanium tetrabromide may be used. (SiBr 4 ) gas or cesium tetraiodide (SiI4) gas. Further, although oxygen gas is used as the oxygen-containing gas, the oxygen-containing gas is not limited thereto, and for example, ozone gas may be used.

且,雖使用氮氣作為含氮氣體,含氮氣體不限於此,例如亦可使用一氧化氮氣體、氧化亞氮(N2O)氣體、三氟化氮(NF3)氣體、三溴化氮(NBr3)氣體、三氯化氮(NCl3)氣體。又,雖使用氬氣作為稀有氣體, 但稀有氣體不限於此,例如亦可使用氖氣、氙氣、氪氣。 Further, although nitrogen gas is used as the nitrogen-containing gas, the nitrogen-containing gas is not limited thereto, and for example, nitric oxide gas, nitrous oxide (N 2 O) gas, nitrogen trifluoride (NF 3 ) gas, or nitrogen tribromide may be used. (NBr 3 ) gas, nitrogen trichloride (NCl 3 ) gas. Further, although argon gas is used as the rare gas, the rare gas is not limited thereto, and for example, helium, neon or xenon may be used.

另外,即使藉由使用除了感應耦合電漿以外之電漿的電漿CVD裝置,亦可進行氧化矽膜31b、35a或氮化矽膜31a、35b之成膜,但在藉由四氯化矽氣體、四氟化矽氣體、四溴化矽氣體或四碘化矽氣體、氮氣進行成膜處理的情況下,藉由使用可生成高密度之電漿的感應耦合電漿而能夠進行更優異的成膜處理。又,在本實施形態中,雖係在窗構件14採用了使用介電質的感應耦合電漿CVD成膜裝置,但亦可採用將由複數個分割之分割片所構成的金屬窗使用作為窗構件的感應耦合電漿CVD成膜裝置,在其狀態下,ICP天線13之形態不限於環狀,只要是橫跨各分割片之形態,亦可為其他形態例如直線。 Further, even if a plasma CVD apparatus 31b, 35a or a tantalum nitride film 31a, 35b is formed by using a plasma CVD apparatus other than the inductively coupled plasma, it is formed by ruthenium tetrachloride. When a gas, a germanium tetrafluoride gas, a helium tetrabromide gas, a helium tetraiodide gas, or a nitrogen gas is used for the film formation treatment, it is possible to perform an excellent use by using an inductively coupled plasma capable of generating a high-density plasma. Film formation treatment. Further, in the present embodiment, the dielectric member CVD film forming apparatus using dielectric is used for the window member 14. However, a metal window composed of a plurality of divided divided pieces may be used as the window member. In the state of the inductively coupled plasma CVD film forming apparatus, the form of the ICP antenna 13 is not limited to a ring shape, and may be another form such as a straight line as long as it straddles each divided piece.

在上述的多層保護膜之形成方法中,雖係以IGZO構成通道32,但亦可以其他氧化物半導體構成通道32。例如,只要是藉由混入的氫原子使氧原子脫離而特性產生變化的氧化物半導體,則可藉由應用本發明,帶來與以IGZO構成通道32之情況相同的效果。又,在上述的多層保護膜之形成方法中,雖然閘極保護膜31或鈍化層35係具有由氮化矽膜及氧化矽膜所構成的2層構造,但閘極保護膜31或鈍化層35等之多層保護膜的構造不限於2層構造,亦可為由皆不包含氫原子之層所構成的3層以上構造。 In the above-described method of forming a multilayer protective film, the channel 32 is formed of IGZO, but the channel 32 may be formed of another oxide semiconductor. For example, as long as the oxygen atom is removed by the mixed hydrogen atoms and the characteristics are changed, the same effect as in the case where the channel 32 is formed by IGZO can be obtained by applying the present invention. Further, in the above-described method of forming a multilayer protective film, the gate protective film 31 or the passivation layer 35 has a two-layer structure composed of a tantalum nitride film and a hafnium oxide film, but the gate protective film 31 or the passivation layer. The structure of the multilayer protective film of 35 or the like is not limited to the two-layer structure, and may be a three-layer structure or more composed of a layer containing no hydrogen atoms.

且,與通道32接觸的閘極保護膜31或鈍化層35雖然皆不包含氫原子,但在閘極保護膜31及鈍化層 35的成膜過程中如果使雙方的膜不包含氫原子是困難的,則只要至少閘極保護膜31或鈍化層35之任一不包含氫原子即可。即使在該情況下,亦可在某種程度上抑制氧原子從IGZO脫離。 Further, the gate protective film 31 or the passivation layer 35 which is in contact with the channel 32 does not contain hydrogen atoms, but is in the gate protective film 31 and the passivation layer. In the film formation process of 35, it is difficult to prevent the film of both of them from containing hydrogen atoms, and at least one of the gate protective film 31 and the passivation layer 35 may not contain a hydrogen atom. Even in this case, it is possible to suppress the detachment of oxygen atoms from IGZO to some extent.

又,在本實施形態中,在形成閘極保護膜31或鈍化層35時,亦可形成氮化氧矽膜來取代氧化矽膜31b、35a,且亦可形成氮化氧矽膜來取代氮化矽膜31a、35b。 Further, in the present embodiment, when the gate protective film 31 or the passivation layer 35 is formed, a tantalum nitride film may be formed instead of the hafnium oxide films 31b and 35a, and a tantalum nitride film may be formed instead of nitrogen. The ruthenium film 31a, 35b.

又,在上述的多層保護膜之形成方法中,當處理從氮化矽膜31a之成膜切換成氧化矽膜31b之成膜時,或是當處理從氧化矽膜35a之成膜切換成氮化矽膜35b之成膜時,亦可暫時使基板S之溫度下降,或是亦可停止四氯化矽氣體之供給。且,如果是在電漿的生成及消滅時之微粒極少發生的環境下,切換上述的處理時,亦可暫時消滅感應耦合電漿。藉此,可抑制氮化矽膜31a之成膜後的成膜反應直至進行氧化矽膜31b之成膜,或是,可抑制氧化矽膜35a之成膜後的成膜反應直至進行氮化矽膜35b之成膜,且可抑制除了氧化矽膜或氮化矽膜以外的膜形成於氧化矽膜31b、35a及氮化矽膜31a、35b之間。 Further, in the above-described method of forming a multilayer protective film, when the film formation from the film formation of the tantalum nitride film 31a is switched to the film formation of the tantalum oxide film 31b, or when the film is transferred from the film of the tantalum oxide film 35a to nitrogen, When the film of the ruthenium film 35b is formed, the temperature of the substrate S may be temporarily lowered, or the supply of the ruthenium tetrachloride gas may be stopped. Further, in the case where the particles are rarely generated in the generation and erasure of the plasma, the inductively coupled plasma can be temporarily destroyed when the above-described processing is switched. Thereby, the film formation reaction after the film formation of the tantalum nitride film 31a can be suppressed until the film formation of the ruthenium oxide film 31b is performed, or the film formation reaction after the film formation of the ruthenium oxide film 35a can be suppressed until the ruthenium nitride is formed. The film 35b is formed into a film, and a film other than the ruthenium oxide film or the tantalum nitride film can be formed between the yttrium oxide films 31b and 35a and the tantalum nitride films 31a and 35b.

以上,雖使用了實施形態說明本發明,但本發明並不限定於上述之實施形態者。 The present invention has been described above using the embodiments, but the present invention is not limited to the embodiments described above.

例如,上述的多層保護膜之形成方法,係不僅應用在圖2之TFT28,亦可應用於具有其他構成的TFT之多層保護膜的形成。 For example, the above-described method of forming a multilayer protective film is applied not only to the TFT 28 of Fig. 2 but also to the formation of a multilayer protective film of a TFT having another configuration.

圖5,係表示應用本實施形態之多層保護膜之形成方法所形成之下閘極型之TFT之變形例之構成的剖面圖。 Fig. 5 is a cross-sectional view showing a configuration of a modification of the gate-type TFT formed by the method of forming the multilayer protective film of the embodiment.

在圖5中,TFT36,係具備有:底塗層29;閘極電極30;閘極保護膜31;通道32;源極電極33及汲極電極34;阻蝕刻層37,由形成為覆蓋通道32的多層保護膜所構成;及鈍化層38,形成為覆蓋阻蝕刻層37、源極電極33及汲極電極34。 In FIG. 5, the TFT 36 is provided with: an undercoat layer 29; a gate electrode 30; a gate protective film 31; a channel 32; a source electrode 33 and a drain electrode 34; and an etching resist layer 37 formed to cover the channel A multilayer protective film of 32 is formed; and a passivation layer 38 is formed to cover the etching resist layer 37, the source electrode 33, and the drain electrode 34.

在TFT36中,阻蝕刻層37,係具有從圖中下方所層積的氧化矽膜37a及氮化矽膜37b,在阻蝕刻層37中,氧化矽膜37a係與通道32接觸。藉此,可抑制通道32、阻蝕刻層37的相互剝離。 In the TFT 36, the etching resist layer 37 has a hafnium oxide film 37a and a tantalum nitride film 37b laminated from the lower side in the drawing. In the etching resist layer 37, the hafnium oxide film 37a is in contact with the channel 32. Thereby, mutual peeling of the channel 32 and the etching resist layer 37 can be suppressed.

另外,在阻蝕刻層37中,亦可從圖中下方依序以氮化矽膜37b、氧化矽膜37a進行層積並使氮化矽膜37b與通道32接觸。 Further, in the etching resist layer 37, the tantalum nitride film 37b and the tantalum oxide film 37a may be laminated in this order from the lower side in the drawing to bring the tantalum nitride film 37b into contact with the channel 32.

TFT36,係將圖3之步驟S31、S32應用於閘極保護膜31之形成,將與圖3之步驟S34、S35相同的處理應用於阻蝕刻層37之形成。藉此,由於在氧化矽膜31b、37a之成膜中使用不包含氫原子的四氯化矽氣體及氧氣,在氮化矽膜31a、37b之成膜中使用不包含氫原子的四氯化矽氣體及氮氣,因此,氫原子不會進入到氧化矽膜31b、37a或氮化矽膜31a、37b之缺陷,且可防止氧原子從通道32脫離。 In the TFT 36, steps S31 and S32 of FIG. 3 are applied to the formation of the gate protection film 31, and the same processes as those of steps S34 and S35 of FIG. 3 are applied to the formation of the etching resist layer 37. By using a hafnium tetrachloride gas and oxygen gas which do not contain hydrogen atoms in the film formation of the hafnium oxide films 31b and 37a, tetrachloride which does not contain a hydrogen atom is used for film formation of the tantalum nitride films 31a and 37b. The helium gas and the nitrogen gas do not enter the defects of the tantalum oxide film 31b, 37a or the tantalum nitride films 31a, 37b, and the oxygen atoms are prevented from being detached from the channel 32.

圖6,係表示應用本實施形態之多層保護膜之 形成方法所形成之上閘極型之TFT之構成的剖面圖。 Figure 6 is a view showing the application of the multilayer protective film of this embodiment. A cross-sectional view showing the structure of a gate-type TFT formed by the formation method.

在圖6中,TFT38,係具備有:底塗層39,由成膜於基板S上的多層保護膜所構成;通道40,部分形成於底塗層39上;源極電極41及汲極電極42,在底塗層39上分別形成於通道40的兩側;閘極保護膜43,由形成為覆蓋通道40、源極電極41及汲極電極42的多層保護膜所構成;閘極電極44,在閘極保護膜43上形成為配置於通道40的正上方;及鈍化層45,形成為覆蓋閘極電極44及閘極保護膜43。 In FIG. 6, the TFT 38 is provided with an undercoat layer 39 composed of a plurality of protective films formed on the substrate S, a channel 40 partially formed on the undercoat layer 39, and a source electrode 41 and a drain electrode. 42. The undercoat layer 39 is respectively formed on both sides of the channel 40. The gate protective film 43 is composed of a multilayer protective film formed to cover the channel 40, the source electrode 41 and the drain electrode 42; the gate electrode 44 The gate protective film 43 is formed to be disposed directly above the via 40; and the passivation layer 45 is formed to cover the gate electrode 44 and the gate protective film 43.

在TFT38中,通道40係由IGZO所構成,底塗層39係具有從圖中下方所層積的氮化矽膜39a及氧化矽膜39b,閘極保護膜43係具有從圖中下方所層積的氧化矽膜43a及氮化矽膜43b。在底塗層39中,氧化矽膜39b係與通道40接觸,在閘極保護膜43中,氧化矽膜43a係與通道40接觸。藉此,可抑制通道40、底塗層39及閘極保護膜43的相互剝離。 In the TFT 38, the channel 40 is composed of IGZO, and the undercoat layer 39 has a tantalum nitride film 39a and a tantalum oxide film 39b laminated from the lower side in the drawing, and the gate protective film 43 has a layer from the lower side in the drawing. The tantalum oxide film 43a and the tantalum nitride film 43b are formed. In the undercoat layer 39, the yttrium oxide film 39b is in contact with the channel 40, and in the gate protective film 43, the yttrium oxide film 43a is in contact with the channel 40. Thereby, mutual peeling of the channel 40, the undercoat layer 39, and the gate protective film 43 can be suppressed.

另外,在底塗層39中,亦可從圖中下方依序以氧化矽膜39b、氮化矽膜39a進行層積並使氮化矽膜39a與通道40接觸,在閘極保護膜43中,亦可從圖中下方依序以氮化矽膜43b、氧化矽膜43a進行層積並使氮化矽膜43b與通道40接觸。 Further, in the undercoat layer 39, the tantalum oxide film 39b and the tantalum nitride film 39a may be sequentially laminated from the lower side in the drawing to bring the tantalum nitride film 39a into contact with the channel 40, in the gate protective film 43. Alternatively, the tantalum nitride film 43b and the tantalum oxide film 43a may be laminated in this order from the lower side in the drawing, and the tantalum nitride film 43b may be in contact with the channel 40.

TFT38,係將與圖3之步驟S31、S32相同的處理應用於底塗層39之形成,將與圖3之步驟S34、S35相同的處理應用於閘極保護膜43之形成。藉此,由於在 氧化矽膜39b、43a之成膜中使用不包含氫原子的四氯化矽氣體及氧氣,在氮化矽膜39a、43b之成膜中使用不包含氫原子的四氯化矽氣體及氮氣,因此,氫原子不會進入到氧化矽膜39b、43a或氮化矽膜39a、43b之缺陷,且可防止氧原子從通道40脫離。 The TFT 38 applies the same processing as the steps S31 and S32 of FIG. 3 to the formation of the undercoat layer 39, and applies the same processing as the steps S34 and S35 of FIG. 3 to the formation of the gate protective film 43. Because of this, As the film formation of the hafnium oxide films 39b and 43a, hafnium tetrachloride gas and oxygen gas which do not contain hydrogen atoms are used, and in the film formation of the tantalum nitride films 39a and 43b, hafnium tetrachloride gas and nitrogen gas which do not contain hydrogen atoms are used. Therefore, the hydrogen atoms do not enter the defects of the yttrium oxide film 39b, 43a or the tantalum nitride films 39a, 43b, and the oxygen atoms are prevented from being detached from the channel 40.

圖7,係表示應用本實施形態之多層保護膜之形成方法所形成之上閘極型之TFT之變形例之構成的剖面圖。 Fig. 7 is a cross-sectional view showing a configuration of a modification of the gate-type TFT formed by the method of forming the multilayer protective film of the embodiment.

在圖7中,TFT46,係具備有:底塗層39,由成膜於基板S上的多層保護膜所構成;通道40,部分形成於底塗層39上;源極電極47及汲極電極48,連接於通道40;閘極保護膜43,形成為覆蓋底塗層39及通道40;閘極電極44,在閘極保護膜43上形成為配置於通道40上;層間絕緣膜49,形成為覆蓋閘極電極44及閘極保護膜43;及鈍化層50,形成為覆蓋層間絕緣膜49、源極電極47及汲極電極48。 In FIG. 7, the TFT 46 is provided with an undercoat layer 39 composed of a plurality of protective films formed on the substrate S, a channel 40 partially formed on the undercoat layer 39, and a source electrode 47 and a drain electrode. 48, connected to the channel 40; the gate protective film 43 is formed to cover the undercoat layer 39 and the channel 40; the gate electrode 44 is formed on the gate protective film 43 to be disposed on the channel 40; the interlayer insulating film 49 is formed The gate electrode 44 and the gate protective film 43 are covered; and the passivation layer 50 is formed to cover the interlayer insulating film 49, the source electrode 47, and the drain electrode 48.

TFT46亦與TFT38相同,在底塗層39中,氧化矽膜39b係與通道40接觸,在閘極保護膜43中,氧化矽膜43a係與通道40接觸。藉此,可抑制通道40、底塗層39及閘極保護膜43的相互剝離。 The TFT 46 is also the same as the TFT 38. In the undercoat layer 39, the yttrium oxide film 39b is in contact with the channel 40, and in the gate protective film 43, the yttrium oxide film 43a is in contact with the channel 40. Thereby, mutual peeling of the channel 40, the undercoat layer 39, and the gate protective film 43 can be suppressed.

另外,與TFT38相同,在底塗層39中,亦可使氮化矽膜39a與通道40接觸,在閘極保護膜43中,亦可使氮化矽膜43b與通道40接觸。 Further, similarly to the TFT 38, the tantalum nitride film 39a may be brought into contact with the channel 40 in the undercoat layer 39, and the tantalum nitride film 43b may be brought into contact with the channel 40 in the gate protective film 43.

TFT46,係與TFT38相同,將與圖3之步驟 S31、S32相同的處理應用於底塗層39之形成,將與圖3之步驟S34、S35相同的處理應用於閘極保護膜43之形成。藉此,氫原子不會進入到氧化矽膜39b、43a或氮化矽膜39a、43b之缺陷,且可防止氧原子從通道40脫離。 TFT46, which is the same as TFT38, will follow the steps of Figure 3. The same processes as S31 and S32 are applied to the formation of the undercoat layer 39, and the same processes as those of steps S34 and S35 of Fig. 3 are applied to the formation of the gate protective film 43. Thereby, hydrogen atoms do not enter defects of the yttrium oxide films 39b, 43a or the tantalum nitride films 39a, 43b, and oxygen atoms can be prevented from being detached from the channel 40.

又,本發明之目的,係將記錄了實現上述實施形態之功能的軟體程式碼之記憶媒體供給至電腦例如控制器27,控制器27之CPU係讀取儲存於記憶媒體之程式碼且藉由執行來達成。 Further, an object of the present invention is to supply a memory medium on which a software program code for realizing the functions of the above-described embodiments is stored to a computer such as a controller 27, and the CPU of the controller 27 reads the code stored in the memory medium and Execution to achieve.

此時,從記憶媒體所讀取的程式碼本身係可實現上述之實施形態的功能,程式碼及記憶該程式碼的記憶媒體可構成本發明。 At this time, the code itself read from the memory medium can realize the functions of the above-described embodiments, and the code and the memory medium storing the code can constitute the present invention.

又,作為用於供給程式碼的記憶媒體,係例如只要是可記憶RAM、NV-RAM、軟碟(登錄商標)、硬碟、光磁碟、CD-ROM、CD-R、CD-RW、DVD(DVD-ROM、DVD-RAM、DVD-RW、DVD+RW)等之光碟、磁帶、非揮發性記憶體、及其他的ROM等的上述程式碼者即可。或是,上述程式碼係亦可從連接於網際網路、商用網路、或區域網路等之未圖示之其他的電腦或資料庫等來進行下載而供應到控制器27。 Further, as the memory medium for supplying the code, for example, it is a memory RAM, an NV-RAM, a floppy disk (registered trademark), a hard disk, an optical disk, a CD-ROM, a CD-R, a CD-RW, The above-mentioned code such as a disc (DVD-ROM, DVD-RAM, DVD-RW, DVD+RW) such as a DVD, a magnetic tape, a non-volatile memory, or another ROM may be used. Alternatively, the code may be downloaded to the controller 27 by downloading from another computer or database (not shown) connected to the Internet, a commercial network, or a regional network.

又,藉由執行控制器27所讀取的程式碼,不僅可實現上述實施形態之功能,亦包含根據其程式碼之指示,在CPU上運轉之OS(作業系統)等進行實際之處理的一部分或全部,藉由該處理實現上述之實施形態之功能的情形。 Further, by executing the program code read by the controller 27, not only the functions of the above-described embodiments but also the OS (operation system) operating on the CPU in accordance with the instruction of the program code are included. Or all of the cases in which the functions of the above-described embodiments are realized by this processing.

且,亦包含從記憶媒體讀取的程式碼被寫入到具有插入控制器27的功能擴充卡或連接到控制器27的功能擴充單元的記憶體後,其功能擴充卡或功能擴充單元所具備的CPU等會根據該程式碼之指示來進行實際之處理的一部分或全部,藉由該處理實現上述實施形態之功能的情形。 Moreover, the program code read from the memory medium is written to the memory of the function expansion card inserted into the controller 27 or the function expansion unit connected to the controller 27, and the function expansion card or the function expansion unit is provided. The CPU or the like performs part or all of the actual processing based on the instruction of the code, and the function of the above embodiment is realized by the processing.

上述程式碼的形態,係亦由供給到藉由目標碼、編譯器所執行的程式碼、OS之腳本資料等的形態所形成。 The form of the above code is also formed by the form supplied to the object code, the code executed by the compiler, the script data of the OS, and the like.

Claims (14)

一種多層保護膜之形成方法,係接觸氧化物半導體並且至少包含氮化矽膜及氧化矽膜的多層保護膜之形成方法,其特徵係,具有下述步驟:氧化矽膜成膜步驟,使用四氯化矽(SiCl4)氣體或四氟化矽(SiF4)氣體及不包含氫原子的含氧氣體,形成前述氧化矽膜;及氮化矽膜成膜步驟,使用前述四氯化矽氣體或前述四氟化矽氣體及不包含氫原子的含氮氣體,形成前述氮化矽膜,並連續執行前述氧化矽膜成膜步驟及前述氮化矽膜成膜步驟。 A method for forming a multilayer protective film, which is a method for forming a multilayer protective film which contacts an oxide semiconductor and at least comprises a tantalum nitride film and a tantalum oxide film, and has the following steps: a step of forming a film of ruthenium oxide film, using four a ruthenium chloride (SiCl 4 ) gas or a silicon germanium tetrafluoride (SiF 4 ) gas and an oxygen-containing gas containing no hydrogen atom to form the ruthenium oxide film; and a ruthenium nitride film formation step using the foregoing ruthenium tetrachloride gas Or the above-described tantalum nitride gas and a nitrogen-containing gas containing no hydrogen atom form the tantalum nitride film, and the step of forming the tantalum oxide film and the film forming step of the tantalum nitride film are continuously performed. 如申請專利範圍第1項之多層保護膜之形成方法,其中,在前述氮化矽膜成膜步驟之前,執行前述氧化矽膜成膜步驟。 The method for forming a multilayer protective film according to the first aspect of the invention, wherein the ruthenium oxide film forming step is performed before the step of forming the tantalum nitride film. 如申請專利範圍第2項之多層保護膜之形成方法,其中,在將前述氧化矽膜成膜步驟切換至前述氮化矽膜成膜步驟時,一邊持續前述四氯化矽氣體或前述四氟化矽氣體的供給,一邊停止前述含氧氣體的供給,然後,開始前述含氮氣體的供給。 The method for forming a multilayer protective film according to the second aspect of the invention, wherein the step of forming the ruthenium oxide film is switched to the step of forming the tantalum nitride film, while continuing the gas or the PTFE The supply of the enthalpy gas is stopped while the supply of the oxygen-containing gas is stopped, and then the supply of the nitrogen-containing gas is started. 如申請專利範圍第3項之多層保護膜之形成方法,其中, 在將前述氧化矽膜成膜步驟切換至前述氮化矽膜成膜步驟時,暫時使形成有前述氧化物半導體之基板的溫度下降。 a method for forming a multilayer protective film according to item 3 of the patent application, wherein When the film formation step of the ruthenium oxide film is switched to the film formation step of the tantalum nitride film, the temperature of the substrate on which the oxide semiconductor is formed is temporarily lowered. 如申請專利範圍第1項之多層保護膜之形成方法,其中,在前述氧化矽膜成膜步驟之前,執行前述氮化矽膜成膜步驟。 The method for forming a multilayer protective film according to the first aspect of the invention, wherein the step of forming the tantalum nitride film is performed before the step of forming the ruthenium oxide film. 如申請專利範圍第5項之多層保護膜之形成方法,其中,在將前述氮化矽膜成膜步驟切換至前述氧化矽膜成膜步驟時,一邊持續前述四氯化矽氣體或前述四氟化矽氣體的供給,一邊停止前述含氮氣體的供給,然後,開始前述含氧氣體的供給。 The method for forming a multilayer protective film according to the fifth aspect of the invention, wherein the step of forming the tantalum nitride film is switched to the film forming step of the ruthenium oxide film while continuing the gas or the PTFE The supply of the argon-containing gas stops the supply of the nitrogen-containing gas, and then the supply of the oxygen-containing gas is started. 如申請專利範圍第6項之多層保護膜之形成方法,其中,在將前述氮化矽膜成膜步驟切換至前述氧化矽膜成膜步驟時,暫時使形成有前述氧化物半導體之基板的溫度下降。 The method for forming a multilayer protective film according to claim 6, wherein the temperature of the substrate on which the oxide semiconductor is formed is temporarily made when the film forming step of the tantalum nitride film is switched to the film forming step of the tantalum oxide film decline. 如申請專利範圍第1~7項中任一項之多層保護膜之形成方法,其中,前述不包含氫原子的含氮氣體,係氮氣。 The method for forming a multilayer protective film according to any one of claims 1 to 7, wherein the nitrogen-containing gas containing no hydrogen atom is nitrogen. 如申請專利範圍第1~7項中任一項之多層保護膜之形成方法,其中,前述不包含氫原子的含氧氣體,係氧氣。 The method for forming a multilayer protective film according to any one of claims 1 to 7, wherein the oxygen-containing gas not containing a hydrogen atom is oxygen. 如申請專利範圍第1~7項中任一項之多層保護膜之形成方法,其中,前述氧化物半導體,係包含銦、鎵及鋅的氧化物。 The method for forming a multilayer protective film according to any one of claims 1 to 7, wherein the oxide semiconductor contains an oxide of indium, gallium, and zinc. 如申請專利範圍第1~7項中任一項之多層保護膜之形成方法,其中,前述多層保護膜,係電晶體構造中之底塗層、閘極保護膜、阻擋層及鈍化層的至少一個。 The method for forming a multilayer protective film according to any one of claims 1 to 7, wherein the multilayer protective film is at least an undercoat layer, a gate protective film, a barrier layer, and a passivation layer in a transistor structure. One. 一種多層保護膜之形成方法,係接觸氧化物半導體並且由至少包含氮及矽的膜與包含氧氣及矽的膜所構成之多層保護膜之形成方法,其特徵係,使用四氯化矽(SiCl4)氣體或四氟化矽(SiF4)氣體與不包含氫原子之含氧氣體及不包含氫原子之含氮氣體的至少一方,形成由氧化矽膜、氮化矽膜及氮化氧矽膜中之至少2個膜所構成的多層保護膜,構成前述多層保護膜的前述至少2個膜,係透過執行連續的成膜處理而形成。 A method for forming a multilayer protective film, which is a method for forming a multilayer protective film which is in contact with an oxide semiconductor and is composed of a film containing at least nitrogen and ruthenium and a film containing oxygen and ruthenium, and is characterized in that ruthenium tetrachloride (SiCl) is used. 4 ) at least one of a gas or a silicon tetrafluoride (SiF 4 ) gas and an oxygen-containing gas containing no hydrogen atom and a nitrogen-containing gas containing no hydrogen atom, formed of a hafnium oxide film, a tantalum nitride film, and a tantalum nitride gas The multilayer protective film comprising at least two films in the film, the at least two films constituting the multilayer protective film are formed by performing a continuous film forming process. 一種多層保護膜之形成裝置,係接觸氧化物半導體並且至少包含氮化矽膜及氧化矽膜的多層保護膜之形成裝置,其特徵係,具備有:含矽氣體供給部,供給四氯化矽氣體或四氟化矽氣體;含氧氣體供給部,供給不包含氫原子的含氧氣體;及含氮氣體供給部,供給不包含氫原子的含氮氣體,供給前述四氯化矽氣體或前述四氟化矽氣體及前述含 氧氣體,形成前述氧化矽膜,供給前述四氯化矽氣體或前述四氟化矽氣體及前述含氮氣體,形成前述氮化矽膜,並連續執行前述氧化矽膜之成膜及前述氮化矽膜之成膜。 A multilayer protective film forming apparatus which is a device for forming a multilayer protective film which is in contact with an oxide semiconductor and includes at least a tantalum nitride film and a hafnium oxide film, and is characterized in that it is provided with a helium-containing gas supply portion for supplying antimony tetrachloride a gas or a ruthenium tetrafluoride gas; an oxygen-containing gas supply unit that supplies an oxygen-containing gas that does not contain a hydrogen atom; and a nitrogen-containing gas supply unit that supplies a nitrogen-containing gas that does not contain a hydrogen atom, supplies the ruthenium tetrachloride gas or the Neodymium tetrafluoride gas and the foregoing The oxygen gas is formed into the yttrium oxide film, and the ruthenium tetrachloride gas or the ruthenium tetrafluoride gas and the nitrogen gas-containing gas are supplied to form the tantalum nitride film, and the film formation and the nitridation of the ruthenium oxide film are continuously performed. Film formation of the enamel film. 如申請專利範圍第13項之多層保護膜之形成裝置,其中,具備有ICP(Inductively Coupling Plasma)天線,且藉由以前述ICP天線所生成的感應耦合電漿來形成前述氧化矽膜及前述氮化矽膜。 The apparatus for forming a multilayer protective film according to claim 13, comprising an ICP (Inductively Coupling Plasma) antenna, wherein the yttrium oxide film and the nitrogen are formed by an inductively coupled plasma generated by the ICP antenna.矽 film.
TW103121009A 2013-06-28 2014-06-18 Method for forming multilayer protective film and device for forming multilayer protective film TWI665730B (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP2013136309A JP6232219B2 (en) 2013-06-28 2013-06-28 Method for forming multilayer protective film
JP2013-136309 2013-06-28

Publications (2)

Publication Number Publication Date
TW201515106A true TW201515106A (en) 2015-04-16
TWI665730B TWI665730B (en) 2019-07-11

Family

ID=52185967

Family Applications (1)

Application Number Title Priority Date Filing Date
TW103121009A TWI665730B (en) 2013-06-28 2014-06-18 Method for forming multilayer protective film and device for forming multilayer protective film

Country Status (4)

Country Link
JP (1) JP6232219B2 (en)
KR (2) KR20150002498A (en)
CN (1) CN104250724B (en)
TW (1) TWI665730B (en)

Families Citing this family (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP6523071B2 (en) 2015-06-19 2019-05-29 東京エレクトロン株式会社 Deposition method using plasma
US11302717B2 (en) 2016-04-08 2022-04-12 Semiconductor Energy Laboratory Co., Ltd. Transistor and method for manufacturing the same
JP6689140B2 (en) 2016-06-17 2020-04-28 東京エレクトロン株式会社 Film forming method and TFT manufacturing method
JP6924943B2 (en) * 2017-05-12 2021-08-25 東京エレクトロン株式会社 Film formation method and film deposition equipment
JP7130548B2 (en) * 2018-07-30 2022-09-05 東京エレクトロン株式会社 Film forming method and film forming apparatus
KR102151101B1 (en) 2018-12-07 2020-09-02 연세대학교 산학협력단 Oxide semiconductor thin film transistor
JP7240946B2 (en) 2019-04-26 2023-03-16 株式会社トリケミカル研究所 Silicon oxide film forming method
CN110429024B (en) 2019-08-08 2022-04-15 京东方科技集团股份有限公司 Preparation method of interlayer insulating layer and thin film transistor
US11037851B2 (en) 2019-08-30 2021-06-15 Applied Materials, Inc. Nitrogen-rich silicon nitride films for thin film transistors
JP7333758B2 (en) 2020-01-23 2023-08-25 東京エレクトロン株式会社 Film forming method and film forming apparatus
JP7418703B2 (en) * 2020-07-01 2024-01-22 日新電機株式会社 thin film transistor
JP2022080422A (en) * 2020-11-18 2022-05-30 東京エレクトロン株式会社 Deposition method for silicon nitride film and deposition device

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3148183B2 (en) 1998-08-31 2001-03-19 日本電気株式会社 Method for manufacturing semiconductor device
JP2000114257A (en) * 1998-10-06 2000-04-21 Toshiba Corp Manufacture of semiconductor device
JP4955848B2 (en) * 2000-02-28 2012-06-20 エルジー ディスプレイ カンパニー リミテッド Substrate manufacturing method for electronic device
JP2002368084A (en) * 2001-06-12 2002-12-20 Hitachi Ltd Method of manufacturing semiconductor integrated circuit device
US7696683B2 (en) * 2006-01-19 2010-04-13 Toppan Printing Co., Ltd. Organic electroluminescent element and the manufacturing method
JP2010087187A (en) * 2008-09-30 2010-04-15 Tokyo Electron Ltd Silicon oxide film and method of forming the same, computer-readable storage, and plasma cvd apparatus
WO2010038885A1 (en) * 2008-09-30 2010-04-08 東京エレクトロン株式会社 Silicon nitride film and process for production thereof, computer-readable storage medium, and plasma cvd device
JP5679143B2 (en) * 2009-12-01 2015-03-04 ソニー株式会社 Thin film transistor, display device and electronic device
US9490368B2 (en) * 2010-05-20 2016-11-08 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device and manufacturing method of the same
US8441010B2 (en) * 2010-07-01 2013-05-14 Semiconductor Energy Laboratory Co., Ltd. Semiconductor device
WO2012024114A2 (en) * 2010-08-20 2012-02-23 Applied Materials, Inc. Methods for forming a hydrogen free silicon containing dielectric film
JP5604316B2 (en) * 2011-01-19 2014-10-08 株式会社アルバック Deposition method

Also Published As

Publication number Publication date
KR20170069991A (en) 2017-06-21
JP6232219B2 (en) 2017-11-15
JP2015012131A (en) 2015-01-19
KR102047591B1 (en) 2019-11-21
CN104250724B (en) 2018-05-29
CN104250724A (en) 2014-12-31
TWI665730B (en) 2019-07-11
KR20150002498A (en) 2015-01-07

Similar Documents

Publication Publication Date Title
TW201515106A (en) Forming method of multi-layer protective film and forming device of multi-layer protective film
KR20240031281A (en) Semiconductor device
TWI811367B (en) Method of etching film and plasma processing apparatus
TWI747910B (en) Film formation method and TFT manufacturing method
TW201729284A (en) Method of etching
TWI647762B (en) Plasma processing device, method for manufacturing thin film transistor, and memory medium
KR101870491B1 (en) Plasma processing appratus, substrate processing system, fabrication method of thin film transistor, and storage medium
JP6924943B2 (en) Film formation method and film deposition equipment
JP6760439B2 (en) Manufacturing method of thin film and storage medium
TW200727346A (en) Method for manufacturing semiconductor device and plasma oxidation method
KR101851431B1 (en) Semiconductor device, manufacturing method thereof, and manufacturing apparatus
CN105489655B (en) Electronic device, method and apparatus for manufacturing the same
TW202129027A (en) Substrate processing method, substrate processing apparatus, and method for producing nanowire or nanosheet transistor
JP2008078253A (en) Manufacturing method of semiconductor device
JP2016058643A (en) Plasma etching method
TW200807555A (en) Method for processing substrate, computer-readable recording medium, substrate processing apparatus, and substrate processing system
CN107731682B (en) Substrate processing method and substrate processing apparatus
JP7130548B2 (en) Film forming method and film forming apparatus
JP2015032780A (en) Plasma processing apparatus and plasma processing method
KR20200013604A (en) Film-forming method and film-forming apparatus
CN114517289A (en) Method and apparatus for forming silicon nitride film