TW200536445A - Printed circuit board including track gap-filled resin and fabricating method thereof - Google Patents
Printed circuit board including track gap-filled resin and fabricating method thereof Download PDFInfo
- Publication number
- TW200536445A TW200536445A TW094112450A TW94112450A TW200536445A TW 200536445 A TW200536445 A TW 200536445A TW 094112450 A TW094112450 A TW 094112450A TW 94112450 A TW94112450 A TW 94112450A TW 200536445 A TW200536445 A TW 200536445A
- Authority
- TW
- Taiwan
- Prior art keywords
- tgfr
- pcb
- weight
- gap
- resin
- Prior art date
Links
Classifications
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
- H05K3/285—Permanent coating compositions
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/22—Secondary treatment of printed circuits
- H05K3/28—Applying non-metallic protective coatings
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0104—Properties and characteristics in general
- H05K2201/012—Flame-retardant; Preventing of inflammation
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/01—Dielectrics
- H05K2201/0183—Dielectric layers
- H05K2201/0195—Dielectric or adhesive layers comprising a plurality of layers, e.g. in a multilayer structure
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/02—Fillers; Particles; Fibers; Reinforcement materials
- H05K2201/0203—Fillers and particles
- H05K2201/0206—Materials
- H05K2201/0209—Inorganic, non-metallic particles
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2201/00—Indexing scheme relating to printed circuits covered by H05K1/00
- H05K2201/09—Shape and layout
- H05K2201/09818—Shape or layout details not covered by a single group of H05K2201/09009 - H05K2201/09809
- H05K2201/09881—Coating only between conductors, i.e. flush with the conductors
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/02—Details related to mechanical or acoustic processing, e.g. drilling, punching, cutting, using ultrasound
- H05K2203/025—Abrading, e.g. grinding or sand blasting
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K2203/00—Indexing scheme relating to apparatus or processes for manufacturing printed circuits covered by H05K3/00
- H05K2203/03—Metal processing
- H05K2203/0315—Oxidising metal
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/0011—Working of insulating substrates or insulating layers
- H05K3/0017—Etching of the substrate by chemical or physical means
- H05K3/0023—Etching of the substrate by chemical or physical means by exposure and development of a photosensitive insulating layer
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
- H05K3/383—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal by microetching
-
- H—ELECTRICITY
- H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
- H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
- H05K3/00—Apparatus or processes for manufacturing printed circuits
- H05K3/38—Improvement of the adhesion between the insulating substrate and the metal
- H05K3/382—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal
- H05K3/385—Improvement of the adhesion between the insulating substrate and the metal by special treatment of the metal by conversion of the surface of the metal, e.g. by oxidation, whether or not followed by reaction or removal of the converted layer
Landscapes
- Engineering & Computer Science (AREA)
- Manufacturing & Machinery (AREA)
- Microelectronics & Electronic Packaging (AREA)
- Non-Metallic Protective Coatings For Printed Circuits (AREA)
- Production Of Multi-Layered Print Wiring Board (AREA)
Abstract
Description
200536445 九、發明說明: 【發明所屬之技術領域】 本發明係關於一種印刷電路板(PCB),更明確地說,係 關於一種含有線軌間隙填充樹脂(TGFR)的PCB(下文中亦 稱為TGFR PCB)及其製造方法,其中該具有特殊成分的 TGFR會被塗敷在形成於該PCB之上的線軌間隙之中,並 且會被平面化,致使能夠改良線軌之間的電絕緣效果以及 介電強度,並且能夠避免於安置及焊接該PCB上的電組件 時出現短路現象。 【先前技術】 ^ 一般來說,一 PCB係一可於其上焊接電组件(例如積崔 ,電路:電阻器、以及切換器)的薄板。於PCB的製造中,资 v白會被黏著於—由電絕緣樹脂(例如環氧樹脂或是 構成的薄板之上’然後便會將抗蝕劑塗敷 ^ 希望作為電路互連線路的部份之上。接著,该 該抗兹劑的板子便會被浸入-能夠炼化〆 接二A 中未覆有該抗钱劑的部份便會被妙刻 圖:二:除該抗触劑之後’於該塊板子上便會留下孩,200536445 IX. Description of the invention: [Technical field to which the invention belongs] The present invention relates to a printed circuit board (PCB), and more specifically, to a PCB (hereinafter also referred to as "TGFR") containing a linear track gap filling resin (TGFR) TGFR PCB) and a manufacturing method thereof, wherein the TGFR with a special composition is coated in a track gap formed on the PCB and is planarized, so that the electrical insulation effect between the tracks can be improved And the dielectric strength, and can avoid the short circuit phenomenon when the electrical components on the PCB are placed and soldered. [Prior art] ^ Generally, a PCB is a thin plate on which electrical components (such as CJC, circuits: resistors, and switches) can be soldered. In the manufacture of PCBs, the materials will be adhered to—a sheet made of electrically insulating resin (such as epoxy resin or epoxy resin), and then the resist will be coated. Then, the board of the anti-adhesive agent will be immersed-capable of refining the part of the second A that is not covered with the anti-money agent will be engraved. 'There will be children left on this board,
鑽;以釆:?亥已圖案化的銅謂中置放電組件的部份會4 成贿個開孔,並且會在該銅落 軸:其它部份之上印刷藍色抗焊劑。員防W 第j圖為先前PCB的結構的概略剖面圖。〆圖t X先則PCB於其中間部份之上會構成—介電廣广 200536445 1的每個外表面之上’則會構成-導體觸塾2 、·路3。一具有特定寬度的線執間隙6會形 體觸墊2以及該線路3之間。於該導體觸墊2以及該^導 之上’則會形成具有特定圖案的焊劑遮罩路3 體5。 X疋表面精工 6亥介電層1亦稱為「半固化片(prepreg)」,而其 /如下.對由紙材或是玻璃纖維製成之供方 ::為強化材料)進行熱處理’然後利用矽烷耦合劑來乂: 、面’並且再塗佈各種樹脂(或是浸入樹脂之中)。处 該半固化片會與一銅箔進行壓合’並且擠。 猪層壓介電板。複數個該等介電板會互相堆疊,^ :铜 熱與塵力被完全固化。於此堆疊製程期間,該則=由 黏著於其中一個或兩個層壓體的表面上。 ’ m胃破Drill; The part of the patterned copper so-called center discharge component will be cut into a hole, and a blue solder paste will be printed on the copper shaft: other parts. Personnel Defense W Figure j is a schematic cross-sectional view of the structure of a previous PCB. 〆Figure t X first, the PCB will be formed on the middle part of it—dielectric Guangguang 200536445 1 on each outer surface ’will form—conductor contact 2 and road 3. A wire-holding gap 6 having a specific width is formed between the touch pad 2 and the wire 3. On the conductor pad 2 and on the conductor ', a solder mask path 3 body 5 with a specific pattern will be formed. X 疋 The surface Seiko 6H dielectric layer 1 is also called "prepreg", and it / is as follows. The supplier made of paper or glass fiber: is a reinforcing material) is heat-treated 'and then silane Coupling agents are used: 、, '', and then coated with various resins (or immersed in resin). The prepreg is pressed against a copper foil 'and squeezed. Pig laminated dielectric board. A plurality of these dielectric plates are stacked on top of each other, and the heat and dust are completely cured. During this stacking process, the principle is to adhere to the surface of one or both of the laminates. ’M stomach rupture
便會利用油墨或是乾膜抗㈣來 希望供電路使用的部份,而後便會钱刻該鋼落中耒^白中 等抗姓劑的部份。經過該钱刻製程所留下的 龛數該 被穿洞,並且電鑛金屬以供連接使用。接著便合將:則會 組件焊接於該銅羯上面的正確位置處。於部奸^種電 能會使用環氧樹脂黏著劑來點著該等電组^月况中,可 因此,於根據先前技術的PCB 〜 出讓該介電層1厚度小於該線執之厚度的產口亚^製造 先前PCB受其使用環境(例如叛 ⑽3外,該 響非常大。舉例來說,當1冷卻,度、以及絕緣性)的影 产井古而應下降時,便會因為溫 度升回而於该先别PCB中出現脫層情形。再者,當於該先 200536445 前PCB之中安裂雷細科、, 衣兒組件亚且運作時,該產品的可靠度便可 能會因該PCB或兮耸带 、 、, 乂巧寺电組件所產生的熱而下降。此外,因 為。亥先刖PCB會因該線執間隙6的關係而呈現出極高的彈 性’所以於將轉電組件安裝且裝配於該PCB之上的製程 期間便<能會造成許多較差的產品。 明球地况’於含有大量銅的PCB的情況中,構成該導 體觸塾2的銅_會於焊接時裸露於外界環境巾,因此便 可能會邊成&路現象。另外,因為有不完全樹脂 灌輸的可 此性,所以該介電層丨於使㈣便必須具有極大的厚度。 【發明内容】 據此’本發明可解決先前技術中所出現的上述問題, 而本發明的目的則係提供一種含有線執間隙填充樹脂 (TGFR)的印刷電路板(PCB),製造該PCB的方法包括下面 的步驟:對一板子進行独刻與表面清洗;利用氧化或是藉 由軟蝕刻來處理一線執的表面與護壁;於一線軌間隙中塗 敷TGFR,固化且平面化所塗敷的TGFR,從而完成一塊已 於該線軌間隙中填充該TGFR的PCB板。 另外,本發明提供一種多層大量銅的PCB板,其製造 方法如下:上面目的中所述的步驟;對一内部線執進行氧 化處理少驟、積層(lay-up)步驟、以及壓合步驟;以及對一 外部線軌進行表面清洗步驟、PSF塗敷與烘乾步驟、曝光 步驟、顯影步驟、PSR固化步驟、以及絲網印刷步驟。 200536445 【實施方式】 下文中將參考附圖詳細地說明本發明,其中··筮一 ’、 ^ 一'圖 為根據本發明之TGFR pCB的結構的概略剖面圖;第三圖 為將根據本發明之複數個TGFR PCB互相堆疊的概略剖: 圖,以及第四圖為用於製造根據本發明之Tgfr pcb的穿j 程的概略流程圖。 & 如第二圖中所示,根據本發明之TGFR PCB於其中間 |部伤之上會構成一介電層〗。於該介電層】的每個外表面之 上,則會構成一導體觸墊2以及一線路3,而一線執間隙填 充樹脂(TGFR)IO則會被填充於該導體觸墊2以及該線路3 之間。於該導體觸墊2以及該線路3之上,則會形成具有 特定圖案的焊劑遮罩4或是表面精工體5。 該TGFR(線執間隙填充樹脂)1〇係一種新的合成樹 脂,其成分可提高絕緣效果以及線執間的介電強度。於本 發明的其中-具體實施例之中,g TGFR較佳的係包括重 %虿百分比18%至23%的DGEBPA(雙酚A二環氧甘油醚)、 重量百分比3%至7%的改質環狀環氧樹脂、重量百分比2〇% 至33/〇的DBDPO(十漠:苯喝、重量百分比3%至的氧 化銻(III)、重量百分比30%至50%的氫氧化鋁、以及重量百 分比3%至7%的雙氰胺。 DGEBPA(雙驗 A 二環氧甘油 CAS Nq 25_ 38 6) 係一種使用於塗佈劑以及鑄模劑之中的環氧樹脂。假使該 DGEBPA的含量低於重量百分比18%的話,那麼該tgfr 的黏性便會過高。所以,便很難進行絲網印刷步驟。相反 9 200536445 地,假使超過重量百分比23%的話,那麼便可能會形成無 機材料的沉殿物。 該改質環狀環氧樹脂係3,4_EPOXYCYCLOHEXYL METHYL 3丨,4,-EPXOY-CYCLOHEANE CARBOXYLAT、雙 驗A(BISPHENOL-A)、以及DGEBPA的反應產物,並且呈 現出良好的抗熱特性以及良好的電特性。假使該改質環狀 環氧樹脂的含量低於重量百分比3%的話,那麼抗熱特性便 可能很差。相反地,假使超過重量百分比7%的話,那麼便 可能會形成裂痕,因為該已固化材料的硬度過高。 DBDPO係一種溴化物防燃劑。假使該DBDPO的含量 低於重量百分比20%的話,那麼防燃特性便可能很差。相 反地,假使超過重量百分比33%的話,那麼TGFR的電特 性便可能會很差。 氧化銻(III)係DBDPO的辅助劑。氧化銻(in)較佳的含 量在DBDPO的重量百分比1〇〇/0至3〇%範圍之中。 氫氧化銘也是一種防燃劑,並且可能係一種用於控制 抗磨損特性的無機材料。假使該氫氧化鋁的含量低於重量 百分比30%的話,那麼防燃特性便可能很差。相反地,假 使超過重量百分比50%的話,那麼tgfr的介電特性便可 能會很差。 雙氰胺係該環狀環氧樹脂的固化劑。假使該雙氰胺的 含量低於重量百分比3%的話,那麼該已固化材料的特性可 月匕冒因為固化红度不足而變得很差。相反地,假使超過重 量百分比7%的話,那麼tgFR的電特性便可能會很差。 10 200536445 於另一具體實施例中,該TGFR 1〇較佳的係包括重曰 百分比18%的DGEBPA、重量百分比3%的改質環狀環气二 脂、重量百分比20%的DBDPO、重量百分比3%的氧化^ (III)、重重百分比5〇/ί>的鼠乳化銘、以及重量百分比3<^/的 雙氰胺。此組成可呈現優良的吸熱效應。 焊劑遮罩4係該PCB的一部份,其係藉由塗敷油墨所 構成,以便於將組件安置於該PCB之上時防止焊劑附^於 會非預期的部份之上,並且防止該PCB表面上的電路受到外 界環境的影響。其亦稱為「抗焊劑」或是「焊劑遮罩」。於 本發明中,為方便說明起見,塗敷著油墨的部份即稱為焊 劑遮罩4。 可相依於使用環境與條件適當選出的製程來構成該焊 劑遮罩4。此製程的範例包含:光抗焊劑(PSR)製程,其中 會將黏度150-300泊的油墨塗敷於其上形成複數個電路的 基板的整個表面上,並且進行曝光與顯影;液態光成像(Lpi) %製程,其貫行方式和PSR |程相同,並且使用黏度低於ι〇〇 泊的油墨,以及紅外線(IR)製程、遮罩製程以及碳製程, 其中會經由一片產生網狀的板子將油墨塗敷於一基板表面 的預期。卩伤之上,並且進行印刷而沒有任何曝光。於本發 明的其中一具體貫施例中,該焊劑遮罩4係由該pSR製程 所構成。 再者,於本發明中,形成該焊劑遮罩4的位置係高於 形成於該導體觸墊2之上的表面精工體5,因此便可改良線 執之間的電絕緣效果,並且可防止因該鋼箔裸露於外界環 200536445 境中而造成短路現象。 同時,亦可以多層結構來形成該Tgf =其中—具體實施例中,第三圖中所示的係一具= 結構之多層大量銅PCB。 —曰 方財,根據本發日㈣多層A量銅PCB於盆上 ,處具有一上方介電層]。於 面 真充於該導體觸塾2和該線路3之間的線軌 間隙之中的TGFR10。於該導體觸塾 則會,特定圖案的焊劑遮軍4或是表=之广 線二者ιΓΓ電層」的下表面之上,則會構成-内部 /、、、且成如下·該導體觸塾2、 於該導體觸塾2和該線路3 勒^路3、以及填充Will use the ink or dry film anti-knock to the part for circuit use, and then the money will be engraved on the steel 耒 ^ Baizhong and other anti-surname agents. The amount of leftovers left after the money engraving process should be perforated, and the electricity mined for the connection. Then we will close: the component will be welded to the correct position on the copper cymbal. In the case of electrical energy, epoxy resin adhesives are used to light these electrical units. In the case of PCBs according to the prior art, therefore, the output of the dielectric layer 1 having a thickness smaller than the thickness of the wire can be used. Kouya ^ The previous PCB was affected by its use environment (such as Betrayal 3, the response is very loud. For example, when 1 cooling, degrees, and insulation) should be reduced, the temperature will rise because of temperature rise. In turn, delamination occurred in the PCB. In addition, when the Anchorage Division is installed in the former PCB before 200536445, the reliability of the product may be affected by the PCB or the tower, and the Qiaoqiao Temple Electrical Component Institute. The heat generated decreases. Also, because. The Haixianyu PCB will exhibit extremely high elasticity due to the relationship between the wire-holding gap 6 ', so that during the process of installing and assembling the transfer module on the PCB, < can cause many poor products. In the case of a PCB containing a large amount of copper, the copper_ which constitutes the conductor contact 2 will be exposed to the external environmental towel during soldering, so it may become & road phenomenon. In addition, because of the possibility of incomplete resin infusion, the dielectric layer must have a very large thickness. [Summary of the Invention] Accordingly, the present invention can solve the above-mentioned problems in the prior art, and the object of the present invention is to provide a printed circuit board (PCB) containing a wire-fill gap-filling resin (TGFR). The method includes the following steps: engraving and cleaning the surface of a board; using oxidation or soft etching to treat the surface and wall of a wire holder; applying TGFR in a track gap, curing and planarizing the coated TGFR , So as to complete a PCB board that has been filled with the TGFR in the track gap. In addition, the present invention provides a multilayer PCB with a large amount of copper, the manufacturing method of which is as follows: the steps described in the above purpose; performing an oxidation treatment step, a lay-up step, and a lamination step on an internal wire holder; And performing a surface cleaning step, a PSF coating and drying step, an exposure step, a developing step, a PSR curing step, and a screen printing step on an external wire rail. 200536445 [Embodiment] The present invention will be described in detail below with reference to the accompanying drawings, in which the diagrams are a schematic cross-sectional view of the structure of the TGFR pCB according to the present invention; A schematic cross-sectional view of a plurality of TGFR PCBs stacked on each other: and the fourth drawing is a schematic flow chart of a process for manufacturing a Tgfr pcb according to the present invention. & As shown in the second figure, the TGFR PCB according to the present invention will form a dielectric layer on the middle wound. On each outer surface of the dielectric layer], a conductor pad 2 and a circuit 3 will be formed, and a conductor fill resin (TGFR) IO will be filled in the conductor pad 2 and the circuit Between 3. On the conductor pad 2 and the circuit 3, a solder mask 4 or a surface finish body 5 having a specific pattern will be formed. The TGFR (Wire Gap Filling Resin) 10 is a new synthetic resin whose composition can improve the insulation effect and the dielectric strength between the wires. In the specific embodiments of the present invention, g TGFR preferably includes DGEBPA (bisphenol A diglycidyl ether) with a weight percentage of 18% to 23%, and a weight percentage of 3% to 7%. Cyclic epoxy resin, DBDPO (weight: 20% to 33 / 〇): benzene, 3% to antimony (III) oxide, 30% to 50% aluminum hydroxide, and Dicyandiamide from 3% to 7% by weight. DGEBPA (Double Test A Diepoxy Glycerol CAS Nq 25_ 38 6) is an epoxy resin used in coating agents and molding agents. If the content of DGEBPA is low If the weight percentage is 18%, the tgfr's viscosity will be too high. Therefore, it is difficult to perform the screen printing step. On the contrary, if it exceeds 23% by weight, then inorganic materials may be formed. Shen Dianwu. This modified cyclic epoxy resin is a reaction product of 3,4_EPOXYCYCLOHEXYL METHYL 3 丨, 4, -EPXOY-CYCLOHEANE CARBOXYLAT, BISPHENOL-A, and DGEBPA, and shows good heat resistance. Properties and good electrical properties. Assuming the modified cyclic epoxy tree If the content is less than 3% by weight, the heat resistance may be poor. On the contrary, if it exceeds 7% by weight, cracks may form because the hardness of the cured material is too high. DBDPO is a kind Bromide flame retardant. If the DBDPO content is less than 20% by weight, the flame retardancy may be poor. Conversely, if it exceeds 33% by weight, the electrical characteristics of TGFR may be poor. Antimony (III) oxide is an adjuvant for DBDPO. The preferred content of antimony (in) is in the range of 100/0 to 30% by weight of DBDPO. Hydroxide is also a flame retardant, and may be a flame retardant. An inorganic material used to control anti-wear properties. If the content of aluminum hydroxide is less than 30% by weight, the flame retardancy may be poor. Conversely, if it exceeds 50% by weight, the tgfr's Electrical properties may be poor. Dicyandiamide is a curing agent for the cyclic epoxy resin. If the dicyandiamide content is less than 3% by weight, the characteristics of the cured material However, if the curing redness is insufficient, it may become very poor. On the contrary, if it exceeds 7% by weight, the electrical characteristics of tgFR may be poor. 10 200536445 In another embodiment, the TGFR 1 〇 The preferred line includes 18% DGEBPA, 3% by weight modified cyclic ring gas di-ester, 20% by weight DBDPO, 3% by weight oxidation (III), and 5 by weight. / ί > rat emulsified inscription, and dicyandiamide in a weight percentage of 3 < ^ /. This composition can exhibit an excellent endothermic effect. The solder mask 4 is a part of the PCB, which is formed by applying ink to prevent the solder from attaching to unexpected parts when the component is placed on the PCB, and prevent the The circuit on the surface of the PCB is affected by the external environment. It is also called "flux resist" or "flux mask". In the present invention, for convenience of explanation, the portion to which the ink is applied is referred to as a solder mask 4. The solder mask 4 can be formed by a process selected appropriately depending on the use environment and conditions. Examples of this process include: a photoresist (PSR) process in which an ink having a viscosity of 150-300 poise is applied to the entire surface of a substrate on which a plurality of circuits are formed, and exposed and developed; liquid light imaging ( Lpi)% process, which runs in the same way as the PSR | process, and uses inks with a viscosity lower than ιιο poise, as well as infrared (IR) processes, mask processes, and carbon processes, which will produce a mesh-like board Apply ink to the surface of a substrate. Stabbed and printed without any exposure. In one specific embodiment of the present invention, the solder mask 4 is formed by the pSR process. Furthermore, in the present invention, the position where the solder mask 4 is formed is higher than the surface precision body 5 formed on the conductor pad 2, so that the electrical insulation effect between the wires can be improved, and it can be prevented The steel foil was exposed to the external environment 200536445 and caused a short circuit. At the same time, the multilayer structure can be used to form the Tgf = wherein—in the specific embodiment, the multilayer copper PCB with the structure shown in the third figure is a multilayer structure. —Yue Fangcai, according to this issue, a multi-layer copper PCB with an upper dielectric layer is placed on the basin]. The surface really fills the TGFR10 in the gap of the rail between the conductor contact 2 and the line 3. On the lower surface of the conductor contact, the specific pattern of solder mask 4 or the surface of the two-line electrical layer "will constitute -internal /, and, as follows: The conductor contact塾 2, contact the conductor 2 and the line 3, and the circuit 3, and fill
1〇。 ]的線軌間隙之中的TGFR 該内==化之來下處/該内部線軌11,用以強化其和位於 著面上的中間介電層1的黏著效果。接 ::機U便可緊密地點著至 内部=;Γ1:Γ電層™^ 填充於該導體觸墊2如二·二導=2、該線路3、以* 表:上=隙;:: 於該下方介電厚1 軌12,其組成如下:體觸之二:會構成-外部線 孩線路3、以及填充於 12 200536445 該導體觸墊2和該線路3之間的 線軌間隙之中的TGFP 10。於該導體觸墊2以及該線路3 ^ ^ 之上,則會形成具有# 定圖案的焊劑遮罩4或是表面精工寸 層1置放於該等單層 ’便可輕易地製造出該 如上所討論般,藉由將該介電 TGFRPCB的該等内部線執11之間 多層大量銅PCB。 下文中,將參考第四圖所示的、、六< ^ 的凌程圖來說明用於製造 根據本發明之TGFRPCB的方法的每1〇. The TGFR in the line track gap] of the inner == Huazhilai / the inner line track 11 is used to strengthen the adhesion effect with the intermediate dielectric layer 1 located on the facing surface. Connect :: Machine U can be closely located to the inside =; Γ1: Γ Electrical layer ™ ^ is filled in the conductor pad 2 such as two · two conductor = 2, the line 3, with * Table: Upper = gap; :: The dielectric thickness 1 rail 12 below it has the following composition: Physical touch 2: It will constitute-the external wire child circuit 3, and fills the gap between the conductor pad 2 and the circuit 3 of 2005 200536445 TGFP 10. On the conductor contact pad 2 and the circuit 3 ^ ^, a solder mask 4 with a # fixed pattern or a surface precision layer 1 is placed on these single layers, and the above can be easily manufactured. As discussed, a large number of copper PCBs are formed between the internal lines of the dielectric TGFRPCB. Hereinafter, each of the six < ^^ diagrams shown in the fourth figure will be used to explain each method of manufacturing the TGFRPCB according to the present invention.
根據所設計的電路圖,必須利用鑽孔步驟si於―pcb 板之中先形成複數侧孔。為於該PCB板之上形成複數條 電互連線路,接著便必齡該PCB板之上實施化學與電氣 的鍵銅步驟S2。 經過鍍銅之後的PCB板會進行蝕刻步驟%與S4,以 形成一具有特定寬度的線轨間隙6。 於其中形成該線軌間隙6的pCB基板會進行表面清洗 步驟S5,用以移除外來物質。於該表面清洗步驟中,會進 打軟蝕刻及/或氧化處理,以便處理該線執間隙的表面與内 護壁。 於完成該表面清洗步驟S5之後,便可實行於該線軌間 隙6上塗敷線軌間隙填充樹脂10的步驟S6。可藉由印刷法 或滾筒式塗佈法來塗敷該TGFr 1〇,並且藉由一位於外面 的熱空氣機或是加熱器來快速地固化已塗敷的TGFR 1〇。 當固化該TGFR 10之後,便可藉由沙磨法、拂刷法、 削切法、或者三者的組合來進行平面化該TgFR表面的步 13 200536445 驟S7。 後面的步驟會藉由該内部線軌11與該外部線軌l2 間的差異來實施。According to the designed circuit diagram, a plurality of side holes must first be formed in the pcb board using the drilling step si. In order to form a plurality of electrical interconnections on the PCB, a chemical and electrical copper bonding step S2 is then performed on the PCB. After the copper plating, the PCB will be subjected to the etching steps% and S4 to form a track gap 6 having a specific width. The pCB substrate in which the wire rail gap 6 is formed is subjected to a surface cleaning step S5 to remove foreign substances. In the surface cleaning step, soft etching and / or oxidation treatments are performed to treat the surface and inner protective wall of the thread gap. After the surface cleaning step S5 is completed, the step S6 of applying the track gap filling resin 10 to the track gap 6 can be performed. The TGFr 10 can be applied by printing or roller coating, and the applied TGFR 10 can be quickly cured by a hot air machine or heater located outside. After curing the TGFR 10, the TgFR surface can be planarized by sanding, brushing, cutting, or a combination of the three steps. 13 200536445 Step S7. The later steps will be implemented by the difference between the inner rail 11 and the outer rail 12.
對内部線軌11來說,會實施利用氧化來處理該内部 執表面的步驟S11,以提高該内部線軌u和形成該介電: 1的樹脂的黏著效果。接著’便會依序進行積層步驟 以及壓合步驟S13。後面的步驟和用於製造— PCBFor the inner rails 11, a step S11 of treating the inner surface with oxidation is performed to improve the adhesion effect of the inner rails u and the resin forming the dielectric: 1. Next, 'the lamination step and the pressing step S13 are performed sequentially. Next steps and for manufacturing — PCB
tjW 一般製程中的步驟相同,因此,本文將省略其說明。 對外部線執12來說,會於塗敷PSR以前先進行表面清 洗步驟S21。於該表面清洗步驟21中,會實施軟㈣或氧 化處理,以便處理該線轨的表面與護壁。 於該PCB板中已經實施過該表面清洗步驟s2i的表面 上會依序實施下面步驟:錄與烘乾光焊劑樹脂(psR)的步 驟S22、曝光步驟S23、顯影步驟似、咖固化步驟奶、 以及絲網印刷步驟。此笔舟讲菸姑品认 、止一 _步‘及後面的步驟均和用於製 略其說明 範例 的—般製程中的步驟相同,因此,本文將省 …⑽之中已經利用 的開孔。該㈣板係由麵布知絲成魏個必要 PCB板之上形成複數條電綠、Μ糾所製成。為於該 之上實施電氣鍍銅步驟,以邢、、泉路,接著便會於該 PCB板 銅之後的PCB板會進行5 _厚度的鋼H。經過鍍 0.6mm寬度的線軌間隙:蝕刻步驟’以形成—具有 ;其中形成該線基 14 200536445 板會進行表面清洗步驟,用以移除外來物質。於該表面清 洗步驟中,會進行氧化處理,以便處理該線執間隙的表面 與内護壁。於完成該表面清洗步驟之後,便可實行於該線 軌間隙上塗敷線軌間隙填充樹脂的步驟。該TGFR包括重 量百分比18%的DGEBPA(雙酚A二環氧甘油醚)、重量百 分比3%的改質環狀環氧樹脂、重量百分比20%的DBDPO、 重量百分比3%的氧化銻(III)、重量百分比50%的氫氧化 •銘、以及重量百分比3%的雙氰胺。藉由印刷法來塗敷該 胃TGFR,並且藉由一熱空氣機來快速地固化已塗敷的 TGFR。 當固化該TGFR時,藉由沙磨法來進行平面化該 TGFR表面的步驟。後面的步驟會藉由該内部線執與該外部 線執之間的差異來實施。對内部線軌來說,會實施利用氧 化來處理該内部線執表面的步驟,以提高該内部線軌和形 成該介電層的樹脂的黏著效果。接著,便會依序進行積層 步驟以及壓合步驟。後面的步驟和用於製造一多層PCB的 般製程中的步驟相同。對外部線執來說,會於塗敷PSR 以前進行表面清洗步驟。於該表面清洗步驟中,會進行軟 蝕刻處理,以便處理該線執的表面與護壁。於該PCB板中 已經實施過該表面清洗步驟的表面上會依序實施下面步 驟:塗敷與烘乾光焊劑樹脂(PSR)的步驟、曝光步驟、顯影 步驟、PSR固化步驟、以及絲網印刷步驟。此等步驟與後 面的步驟均和用於製造一多層PCB的一般製程中的步驟相 同0 範例2 15 200536445 以和範例 該線軌間隙為 範例3 以和範例 該線執間隙為 對照範例 以和範例 用 TGFR。 1中相同的方式來製備一 TGFR PCB,不過 1.1mm 〇 1中相同的方式來製備一 TGFR PCB,不過 1.6mm 〇 1 1中相同的方式來製備一 PCB,不過並未使The steps in the tjW general process are the same, so the description will be omitted in this article. For the outer thread holder 12, the surface cleaning step S21 is performed before the PSR is applied. In the surface cleaning step 21, softening or oxidation treatment is performed to treat the surface of the wire rail and the protective wall. On the surface of the PCB that has been subjected to the surface cleaning step s2i, the following steps will be performed in order: step S22 of recording and drying the photoresist resin (psR), exposure step S23, development step-like, coffee curing step, And screen printing steps. This pen boat talks about the identification of smokers, only one step, and the following steps are the same as those in the general process used to omit their description examples. Therefore, this article will save the openings that have been used in ... . The cymbal board is made by forming a plurality of electric green and M wires on the necessary PCB boards. In order to implement the electrical copper plating step on this, Xing, Quanquan, and then the PCB after the PCB will be copper 5_ thickness steel H. The gap of the line track after being plated with a width of 0.6mm: an etching step to form—have; where the wire base is formed 14 200536445 The board is subjected to a surface cleaning step to remove foreign substances. In the surface cleaning step, an oxidation treatment is performed to treat the surface of the thread gap and the inner protective wall. After the surface cleaning step is completed, a step of applying a rail gap-filling resin to the rail gap can be performed. The TGFR includes 18% by weight of DGEBPA (bisphenol A diglycidyl ether), 3% by weight of modified cyclic epoxy resin, 20% by weight of DBDPO, and 3% by weight of antimony (III) oxide. , 50% by weight of Hydroxide • Ming, and 3% by weight of dicyandiamide. The gastric TGFR was applied by printing, and the applied TGFR was rapidly cured by a hot air machine. When the TGFR is cured, a step of planarizing the TGFR surface is performed by a sanding method. The later steps will be implemented by the difference between the internal line manager and the external line manager. For the internal wire rail, a step of treating the internal wire holding surface by oxidation is performed to improve the adhesion effect of the internal wire rail and the resin forming the dielectric layer. Then, the laminating step and the laminating step are sequentially performed. The subsequent steps are the same as those in a general process for manufacturing a multilayer PCB. For external wires, a surface cleaning step is performed before PSR is applied. In the surface cleaning step, a soft etching process is performed to treat the surface of the thread and the protective wall. On the surface of the PCB that has been subjected to the surface cleaning step, the following steps are sequentially performed: a step of applying and drying a photo-resin resin (PSR), an exposure step, a developing step, a PSR curing step, and screen printing. step. These steps are the same as the following steps in the general process for manufacturing a multi-layer PCB. 0 Example 2 15 200536445 Take the example of the track clearance as example 3 Take the example of the line clearance as the comparison example and An example is TGFR. 1 to prepare a TGFR PCB in the same way, but 1.1mm 〇1 to prepare a TGFR PCB in the same way, but 1.6mm 〇1 1 to prepare a PCB in the same way, but did not make
對照範例2 以和範例2中相同的方式來製備一 PCB,不過並未使 用 TGFR。 對照範例3 以和範例3中相同的方式來製備一 PCB,不過並未使 用 TGFR 〇Comparative Example 2 A PCB was prepared in the same manner as in Example 2, but TGFR was not used. Comparative Example 3 A PCB was prepared in the same manner as in Example 3, but TGFR was not used.
測試範例 高加速應力測試 為確認範例1-3及對照範例1-3中所製備出來的PCB 中是否發生脫層,可實行高加速應力測試◦測試條件為DC 400V、40 °C、以及80%的溼度。該等結果如第五圖中所示。 如第五圖中所示,本發明的TGFR PCB的短路時間長於根 據先前技術的PCB的短路時間。 雖然已經針對解釋用途說明過本發明的較佳具體實施 例,不過,熟習本技術者將會發現,亦可進行各種修改、 添加、以及取代,並不會脫離隨附申請專利範圍中所揭示 16 200536445 之本發明的範_與精神。 從上面吾等可看出,根據先前技術的PCB的介電層於 使用時必須有报大的厚度。所以,熱傳輸速率與冷卻逮率 便會非常慢。不過,因為該線軌間隙中所塗敷的TGFR的 關係,根據本發明的PCB的介電層的厚度則非常薄。據此, 熱傳輸速率與冷卻速率便會非常快。Test Example High-Acceleration Stress Test To confirm whether delamination occurs in the PCB prepared in Examples 1-3 and Comparative Examples 1-3, a high-acceleration stress test can be performed. The test conditions are DC 400V, 40 ° C, and 80% Humidity. These results are shown in Figure 5. As shown in the fifth figure, the short-circuit time of the TGFR PCB of the present invention is longer than the short-circuit time of the PCB according to the prior art. Although the preferred embodiments of the present invention have been described for explanatory purposes, those skilled in the art will find that various modifications, additions, and substitutions can also be made without departing from the scope disclosed in the accompanying patent application16 200536445 The scope and spirit of the present invention. From the above we can see that the dielectric layer of the PCB according to the prior art must have a large thickness during use. Therefore, the heat transfer rate and the cooling rate are very slow. However, the thickness of the dielectric layer of the PCB according to the present invention is very thin due to the relationship of the TGFR applied in the gap between the rails. Accordingly, the heat transfer rate and the cooling rate are very fast.
此外,本發明的TGFR的熱傳輸速率為H6W/mK(其 為半固化片中所使用之環氧樹脂的熱傳輸速率的6倍或2〇 倍)。所以,冷卻效應相當優越,並且矸避免發生脫層。相 反地,於根據先前技術的PCB的側邊上的PSR層的厚度則 非常薄(1-20娜),進而會造成破裂的危險。據此’該PCBIn addition, the heat transfer rate of the TGFR of the present invention is H6W / mK (which is 6 times or 20 times the heat transfer rate of the epoxy resin used in the prepreg). Therefore, the cooling effect is quite superior, and delamination is avoided. In contrast, the thickness of the PSR layer on the side of the PCB according to the prior art is very thin (1-20 nanometers), which in turn poses the risk of cracking. Accordingly ’the PCB
便可能會出現電壓干擾與可靠度下降的問題。不過,本發 明的PCB則包括TGFR,其會佔據該PCB的側邊上的PSR 的位置’因此便不會有破裂的問題。 產業應用性 如上述,於根據本發明的TGFR PCB中,該具有特殊 成分的新樹脂TGFR 1〇係被填充於該線軌間隙6之中,所 以可避免脫層以改良線執之間的電絕緣效果以及介電強 , 度。還有,因為該介電層1之上的線執間隙6中填充著該 ^ TGFR,所以便可製造出讓該介電層〗厚度小於該線軌之厚 度的產品。再者,當使用該合成樹脂時,該等PCB或是被 安裝於其上的電組件於它們運作時會呈現出良好的冷卻效 應’而且還可抗衡它們的使用環境(熱、澄度、以及絕緣性) 而具有良好的可靠度。 17 200536445 此外,當將該TGFR 10填充於該線執間隙6之中時, 本發明的PCB呈現出極高的彈性,所以便可大幅地降低將 該等組件安裝且裝配於該PCB之上的製程中的不良率。另 外,該TGFR 10可防止位於該導體觸墊2之護壁處的銅箔 部份裸露於外界環境之中,因此便能夠於將組件安置且焊 接於該PCB之上時防止短路現象。 【圖式簡單說明】 弟一^圖為先如PCB的結構的概略剖面圖。 第二圖為根據本發明之TGFR PCB的結構的概略剖面 圖。 第三圖為將根據本發明之複數個TGFR PCB互相堆疊 的概略剖面圖。 第四圖為用於製造根據本發明之TGFR PCB的製程的 概略流程圖。 第五圖為對照範例1-3及範例1-3中製備PCB之高加 速應力測試的結果。 【主要元件符號說明】 1介電層 2 導體觸墊 3 線路 4焊劑遮罩 5 表面精工體 18 200536445 6線軌間隙 10線軌間隙填充樹脂 11内部線執 12外部線軌Problems such as voltage interference and reliability may occur. However, the PCB of the present invention includes TGFR, which occupies the position of the PSR on the side of the PCB ', so there is no problem of cracking. The industrial applicability is as described above. In the TGFR PCB according to the present invention, the new resin TGFR 10 with a special composition is filled in the track gap 6, so it is possible to avoid delamination and improve the electricity between the wires. Insulation effect and dielectric strength. In addition, because the wire gap 6 on the dielectric layer 1 is filled with the TGFR, a product having a thickness of the dielectric layer smaller than the thickness of the wire rail can be manufactured. Furthermore, when the synthetic resin is used, the PCBs or the electrical components mounted thereon will exhibit a good cooling effect when they operate ', and can also counteract their use environment (heat, clarity, and Insulation) and good reliability. 17 200536445 In addition, when the TGFR 10 is filled in the wire holder gap 6, the PCB of the present invention exhibits extremely high elasticity, so that the components installed and assembled on the PCB can be greatly reduced. Defective rate in the manufacturing process. In addition, the TGFR 10 can prevent a portion of the copper foil located on the protective wall of the conductor pad 2 from being exposed to the external environment, and thus can prevent a short circuit when the component is placed and soldered on the PCB. [Brief description of the drawings] The first figure is a schematic cross-sectional view of the structure of a PCB. The second figure is a schematic sectional view of the structure of a TGFR PCB according to the present invention. The third figure is a schematic cross-sectional view of a plurality of TGFR PCBs stacked according to the present invention. The fourth figure is a schematic flowchart of a process for manufacturing a TGFR PCB according to the present invention. The fifth graph shows the results of the high acceleration stress test of the PCB prepared in Comparative Examples 1-3 and 1-3. [Description of main component symbols] 1 Dielectric layer 2 Conductor contact pad 3 Circuit 4 Solder mask 5 Surface finish 18 200536445 6 Line track gap 10 Line track gap filling resin 11 Internal wire holder 12 External wire track
Claims (1)
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
PCT/KR2004/000891 WO2005101929A1 (en) | 2004-04-19 | 2004-04-19 | Printed circuit board including track gap-filled resin and fabricating method thereof |
Publications (2)
Publication Number | Publication Date |
---|---|
TW200536445A true TW200536445A (en) | 2005-11-01 |
TWI303143B TWI303143B (en) | 2008-11-11 |
Family
ID=35150382
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
TW094112450A TWI303143B (en) | 2004-04-19 | 2005-04-19 | Printed circuit board including track gap-filled resin and fabricating method thereof |
Country Status (3)
Country | Link |
---|---|
CN (1) | CN1875669A (en) |
TW (1) | TWI303143B (en) |
WO (1) | WO2005101929A1 (en) |
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10485093B2 (en) | 2016-09-06 | 2019-11-19 | Nippon Mektron, Ltd. | Flexible printed board and method for manufacturing flexible printed board |
Families Citing this family (7)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
CN109196963B (en) * | 2016-06-17 | 2020-12-04 | 株式会社村田制作所 | Method for manufacturing resin multilayer substrate |
DE102016215051A1 (en) * | 2016-08-12 | 2018-02-15 | Robert Bosch Gmbh | Device and air conditioning device |
EP3310137B1 (en) * | 2016-10-14 | 2019-02-27 | ATOTECH Deutschland GmbH | Method for manufacturing a printed circuit board |
CN108990262B (en) * | 2018-03-20 | 2021-07-09 | 东莞市若美电子科技有限公司 | Manufacturing process of double-sided thick copper circuit board |
CN109890146A (en) * | 2019-02-14 | 2019-06-14 | 广州京写电路板有限公司 | A kind of production method that printed circuit board is used in small component attachment |
CN112770541B (en) * | 2020-12-07 | 2022-02-22 | 深圳市隆利科技股份有限公司 | Processing method for improving surface roughness of flexible circuit board and flexible circuit board |
CN114340174B (en) * | 2022-01-10 | 2024-04-05 | 鹤山市泰利诺电子有限公司 | Drilling method of single panel and single panel manufactured by drilling method |
Family Cites Families (4)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US5153084A (en) * | 1990-09-10 | 1992-10-06 | General Electric Company | Process for preparing a photo-mask for imaging three-dimensional objects |
US5906042A (en) * | 1995-10-04 | 1999-05-25 | Prolinx Labs Corporation | Method and structure to interconnect traces of two conductive layers in a printed circuit board |
JPH09148748A (en) * | 1995-11-20 | 1997-06-06 | Taiyo Ink Mfg Ltd | Multilayer printed wiring board, manufacture thereof and composite for forming resin insulating layer to be used therefor |
JP2002280741A (en) * | 2001-03-16 | 2002-09-27 | Hitachi Chem Co Ltd | Multilayer printed wiring board and its manufacturing method |
-
2004
- 2004-04-19 WO PCT/KR2004/000891 patent/WO2005101929A1/en active Application Filing
- 2004-04-19 CN CNA2004800316579A patent/CN1875669A/en active Pending
-
2005
- 2005-04-19 TW TW094112450A patent/TWI303143B/en not_active IP Right Cessation
Cited By (1)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US10485093B2 (en) | 2016-09-06 | 2019-11-19 | Nippon Mektron, Ltd. | Flexible printed board and method for manufacturing flexible printed board |
Also Published As
Publication number | Publication date |
---|---|
WO2005101929A1 (en) | 2005-10-27 |
CN1875669A (en) | 2006-12-06 |
TWI303143B (en) | 2008-11-11 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TWI405523B (en) | Laminated article, method for making substrate board, substrate board and semiconductor device | |
US5935452A (en) | Resin composition and its use in production of multilayer printed circuit board | |
TW200536445A (en) | Printed circuit board including track gap-filled resin and fabricating method thereof | |
CN100442955C (en) | Wiring board sheet and its manufacturing method, multilayer board, and its manufacturng method | |
JP5344022B2 (en) | Epoxy resin composition, prepreg, laminate, resin sheet, printed wiring board, and semiconductor device | |
JP2010174242A (en) | Biphenyl aralkyl type cyanate ester resin, resin composition containing biphenyl aralkyl type cyanate ester resin, and prepreg, laminated plate, resin sheet, multilayer printed wiring board, and semiconductor device obtained using the resin composition | |
CN101664733B (en) | Method for making prepreg used for thick copper multilayer printed circuit board and prepreg | |
JP2011213784A (en) | Epoxy resin precursor composition, prepreg, laminated board, resin sheet, printed wiring board, and semiconductor device | |
JPS63199497A (en) | Multilayer printed interconnection board | |
KR100747023B1 (en) | Multi-layer printed circuit board and fabricating method therefore | |
JP2009166404A (en) | Laminate, method for manufacturing laminate, multilayer printed wiring board and semiconductor device | |
WO2020121651A1 (en) | Method for manufacturing package substrate for semiconductor element mounting | |
JP2000349437A (en) | Multilayered wiring board and its manufacture | |
WO2009144954A1 (en) | Heat-hardened resin composition and printed wiring board | |
JP7225553B2 (en) | Resin sheet for forming solder resist | |
JP4967359B2 (en) | Resin composition, resin film, interlayer adhesive, and multilayer circuit board | |
KR20060120399A (en) | Method of forming permanent protective film and printed circuit board thereof | |
JP2001068856A (en) | Insulation resin sheet and its manufacture | |
JP4840303B2 (en) | Insulated resin sheet with glass fiber woven fabric, laminated board, multilayer printed wiring board, and semiconductor device | |
KR100520261B1 (en) | Method for preparing PCB | |
JPH1154922A (en) | Manufacturing inner layer circuit-contg. laminate board | |
JP2012131948A (en) | Resin composition, prepreg, laminate plate, resin sheet, printed wiring board, and semiconductor device | |
JP2005353781A (en) | Conductive paste composition for multilayer interconnection substrate | |
JP2004235271A (en) | Method of manufacturing multilayer printed wiring board | |
JPH09260849A (en) | Inner layer circuit board manufacturing method and multilayered printed wiring board manufacturing method |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
MM4A | Annulment or lapse of patent due to non-payment of fees |