TW200421501A - Localized reflow for wire bonding and flip chip connections - Google Patents

Localized reflow for wire bonding and flip chip connections Download PDF

Info

Publication number
TW200421501A
TW200421501A TW092135994A TW92135994A TW200421501A TW 200421501 A TW200421501 A TW 200421501A TW 092135994 A TW092135994 A TW 092135994A TW 92135994 A TW92135994 A TW 92135994A TW 200421501 A TW200421501 A TW 200421501A
Authority
TW
Taiwan
Prior art keywords
energy source
patent application
item
bumps
solder
Prior art date
Application number
TW092135994A
Other languages
Chinese (zh)
Inventor
Hui Wang
Original Assignee
Acm Res Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Acm Res Inc filed Critical Acm Res Inc
Publication of TW200421501A publication Critical patent/TW200421501A/en

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/02Bonding areas ; Manufacturing methods related thereto
    • H01L24/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L24/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/11Manufacturing methods
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/10Bump connectors ; Manufacturing methods related thereto
    • H01L24/15Structure, shape, material or disposition of the bump connectors after the connecting process
    • H01L24/16Structure, shape, material or disposition of the bump connectors after the connecting process of an individual bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L24/42Wire connectors; Manufacturing methods related thereto
    • H01L24/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L24/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/0401Bonding areas specifically adapted for bump connectors, e.g. under bump metallisation [UBM]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/04042Bonding areas specifically adapted for wire connectors, e.g. wirebond pads
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05601Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/05611Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05644Gold [Au] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05638Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than or equal to 950°C and less than 1550°C
    • H01L2224/05647Copper [Cu] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/02Bonding areas; Manufacturing methods related thereto
    • H01L2224/04Structure, shape, material or disposition of the bonding areas prior to the connecting process
    • H01L2224/05Structure, shape, material or disposition of the bonding areas prior to the connecting process of an individual bonding area
    • H01L2224/0554External layer
    • H01L2224/05599Material
    • H01L2224/056Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/05663Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of greater than 1550°C
    • H01L2224/05666Titanium [Ti] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/11Manufacturing methods
    • H01L2224/113Manufacturing methods by local deposition of the material of the bump connector
    • H01L2224/1133Manufacturing methods by local deposition of the material of the bump connector in solid form
    • H01L2224/1134Stud bumping, i.e. using a wire-bonding apparatus
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/10Bump connectors; Manufacturing methods related thereto
    • H01L2224/12Structure, shape, material or disposition of the bump connectors prior to the connecting process
    • H01L2224/13Structure, shape, material or disposition of the bump connectors prior to the connecting process of an individual bump connector
    • H01L2224/13001Core members of the bump connector
    • H01L2224/13099Material
    • H01L2224/131Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof
    • H01L2224/13101Material with a principal constituent of the material being a metal or a metalloid, e.g. boron [B], silicon [Si], germanium [Ge], arsenic [As], antimony [Sb], tellurium [Te] and polonium [Po], and alloys thereof the principal constituent melting at a temperature of less than 400°C
    • H01L2224/13111Tin [Sn] as principal constituent
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/01Means for bonding being attached to, or being formed on, the surface to be connected, e.g. chip-to-package, die-attach, "first-level" interconnects; Manufacturing methods related thereto
    • H01L2224/42Wire connectors; Manufacturing methods related thereto
    • H01L2224/47Structure, shape, material or disposition of the wire connectors after the connecting process
    • H01L2224/48Structure, shape, material or disposition of the wire connectors after the connecting process of an individual wire connector
    • H01L2224/484Connecting portions
    • H01L2224/48463Connecting portions the connecting portion on the bonding area of the semiconductor or solid-state body being a ball bond
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/74Apparatus for manufacturing arrangements for connecting or disconnecting semiconductor or solid-state bodies and for methods related thereto
    • H01L2224/78Apparatus for connecting with wire connectors
    • H01L2224/7825Means for applying energy, e.g. heating means
    • H01L2224/783Means for applying energy, e.g. heating means by means of pressure
    • H01L2224/78301Capillary
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818Bonding techniques
    • H01L2224/81801Soldering or alloying
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/85Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a wire connector
    • H01L2224/852Applying energy for connecting
    • H01L2224/8521Applying energy for connecting with energy being in the form of electromagnetic radiation
    • H01L2224/85214Applying energy for connecting with energy being in the form of electromagnetic radiation using a laser
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00013Fully indexed content
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/0001Technical content checked by a classifier
    • H01L2924/00014Technical content checked by a classifier the subject-matter covered by the group, the symbol of which is combined with the symbol of this group, being disclosed without further technical details
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01007Nitrogen [N]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0101Neon [Ne]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01013Aluminum [Al]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01019Potassium [K]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01022Titanium [Ti]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01029Copper [Cu]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01033Arsenic [As]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01039Yttrium [Y]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01047Silver [Ag]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0105Tin [Sn]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/0106Neodymium [Nd]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01072Hafnium [Hf]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01073Tantalum [Ta]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01074Tungsten [W]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01079Gold [Au]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01Chemical elements
    • H01L2924/01082Lead [Pb]
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/0132Binary Alloys
    • H01L2924/01322Eutectic Alloys, i.e. obtained by a liquid transforming into two solid phases
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013Alloys
    • H01L2924/014Solder alloys
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/161Cap
    • H01L2924/1615Shape
    • H01L2924/16152Cap comprising a cavity for hosting the device, e.g. U-shaped cap
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30Technical effects
    • H01L2924/35Mechanical effects
    • H01L2924/351Thermal stress

Abstract

A system for soldering electrical connection for a chip includes a bonding pad, a solder bump, and an energy source. The energy source is localized to the solder bump without physically contacting the solder bump. The localized energy source heats the solder bump to reflow the solder bump on the bonding pad without heating the entire chip.

Description

200421501 ⑴ 玖、發明說明 相關發明之交叉參考 本發明主張於2002年12月18日申請之美國暫時申 請案第60/43 4,474號之「佈線接合及倒裝晶片連接之局 部回焊」的好處,在此參照包含其完整之內容。 【發明所屬之技術領域】 本發明大致上有關於電子連結至晶片之焊接,詳言之 係有關於佈線接合與倒裝晶片連接。 【先前技術】 自從低電介質(低k )材料之引入,許多人已投入很 大的努力發展新的技術以及整合舊有習知的方法,以解決 由低k材料形成之電介質材料所產生之問題。低k材料比 習知的絕緣體,如Si02,結構上與機械上更弱。因此由 於在製造過程中低k層之脫層以及互連線之破裂與裂洞, 更易導致裝置失敗。 例如’習知佈線接合至接合墊或連接倒裝晶片至基體 的技術’於接合過程中需要施予頗大壓力至下層金屬結構 。另外’製造倒裝晶片連接通常需要於熔爐內將倒裝晶片 及基體加熱至不低於形成連接接合於倒裝晶片與基體之焊 接材料的熔點溫度。尤甚者,若焊接凸塊,需要更高的溫 度以助於回焊與連接,例如攝氏2 0至3 0度高於焊接凸塊 之熔點溫度(Pb-Sn共熔合金爲攝氏205 -22 0度)。又, (2) (2)200421501 右焊接倒裝晶片連接,除了高溫外,因爲倒裝晶片與基體 之不同的熱膨脹係數,當晶片冷卻時會產生熱應力。如第 1 2 A、與2 B圖所示,當使用低k材料時,與習知技術 有關之應力與熱膨脹可能造成缺陷形成於低k材料中。 再者’亞洲與歐洲的國家最早將從2〇〇4年開始禁止 使用纟α作爲電子兀件焊接材料。p b或s η P b共熔合金比譬 如S η或A g C11之具有較高熔點溫度特性之不具鉛的焊接 代替材料需要較低的焊接溫度。因此,低k材料之推動與 電子封裝中鉛的禁止,熱計畫控制將成爲於佈線接合與倒 裝晶片製程時減小或移除互連線破壞金屬層之關鍵。 於某些習知技術中,減低接合墊之大小或將之強化以 減少施於金屬層上的力量。雖然此能減輕些許接觸壓力, 但仍有熱應力以及於下層金屬層之重複接觸壓力累增效應 【發明內容】 於一範例實施例中,晶片電子連接之焊接系統包括接 合墊、焊接凸塊、以及能量源。在此範例實施例中,將能 量源局部化於焊接凸塊,但不實際接觸焊接凸塊。局部能 量源將焊接凸塊加熱以回焊焊接凸塊於接合墊上而不至於 將整個晶片加熱。 【實施方式】 下列說明揭示多種特定配置以及參數等。惟應了解此 -5- (3) (3)200421501 說明並非用於限制本發明之範圍,而應視爲提供範例實施 例之說明。 佈線接合 參考第3A圖,在一範例實施例中,晶片3 00之電子 連接焊接系統包括接合墊3 02、焊接凸塊3 04、以及能量 源3 0 6。在此範例實施例中,將能量源3 〇 6局部化至焊接 凸塊3〇4而不實際接觸焊接凸塊3〇4。局部能量源3〇6加 熱焊接凸塊3 04以回焊焊節凸塊3 04於接合墊3 02上,而 不至於加熱整個晶片3 0 0。 於第3 A圖所示之實施例中,焊接凸塊3 〇 4連接佈線 3 08。焊接凸塊3 04與佈線3 0 8係位於接合墊3 02上,接 者局部能量源3 0 6將位於接合墊3 0 2上之焊接凸塊3 0 4加 熱。如第3 B圖所示,焊接凸塊3 0 4與佈線3 0 8於接合墊 3 02上形成佈線接合。 於此範例實施例中’焊接凸塊3 04最好爲96.5 %的錫 與3.5%的銀錫。焊接凸塊304最好具有高於攝氏221度 之熔點。但應了解到可用具有其他熔點之其他材料形成焊 接凸塊3 0 4。 於本範例實施例中,局部能量源3〇6可包括雷射、χ 光射、電子安迪(Andy )電流式加熱器、紅外線加熱器 、以及電子光束之類的。當局部能量源3 〇 6雷射時,雷射 可爲固態雷射(例如紅寶石、N cU玻璃、N D : Y A G (釔鋁 石榴石,YMhO】2 )、以及之類的),或氣體雷射(例如 (4) (4)200421501 HE-NE、C02、HF、以及之類的)。 參考第4A圖,於另一範例實施例中,將焊接凸塊 3 0 4定位於接合墊3 0 2上之前,局部能量源3 0 6加熱焊接 凸塊3 0 4。當焊接凸塊3 0 4已經被加熱溶化時,將焊接凸 塊3 0 4與佈線3 0 8定位於接合墊3 0 2上。如第4 B圖所示 ,焊接凸塊3 0 4與佈線3 0 8形成佈線接合於接合墊上。 參考第5 A圖,於又一範例實施例中,將焊接凸塊 3 0 4定位於接合墊3 0 2上之前’局部能量源3 0 6加熱焊接 凸塊3 0 4與接合墊3 0 2。當焊接凸塊3 0 4已經被加熱溶化 時,將加熱焊接凸塊3 04定位於加熱接合墊3 〇2上。如第 5 B圖所示’焊接凸塊3 0 4與佈線3 0 8形成佈線接合於接 合墊上。 於此範例實施中,於接合墊3 02上形成潤濕層5 02。 局部能量源3 02溶化覆蓋接合墊3 02之潤濕層5 02。潤濕 層 502 可包括 Au、CuTi、TiN、Tin、SbPb、SnAg 合金、 以及之類的。 於此範例實施中,局部能量源3 0 6可包括第一能量源 3 06局部化至焊接凸塊3 04以及第二能量源3 06局部化至 接合墊302。第一能量源3 06加熱焊接凸塊3 04,以及第 二能量源3 06加熱接合墊3 02。 代替性地,局部能量源3 06係可移動。可移動能量源 3 06先加熱焊接凸塊3 04,接著移動以加熱接合墊3 02。 參考第6A圖,於另一範例實施例,藉由局部能量源 3 06加熱焊接凸塊3 04之前,將焊接凸塊3 04定位於接合 -7- (5) (5)200421501 墊3 02上。於第6B圖所示,加熱焊接凸塊3 04之後,將 佈線3 0 8連接於焊接凸塊3 04。於此範例實施例中,局部 能量源3 06加熱佈線3 0 8與焊接凸塊3 04,接著將加熱的 佈線3 0 8連接於加熱的焊接凸塊3 04以形成佈線接合於接 合墊3 02上。 於此範例實施中,於接合墊3 02上形成潤濕層5 02。 局部能量源3 0 2溶化覆蓋接合墊3 0 2之潤濕層5 0 2。潤濕 層 502 可包括 Au、CuTi、TiN、Tin、SbPb、SnAg 合金、 以及之類的。 於此範例實施中,局部能量源3 0 6可包括第一能量源 3 〇 6局部化至佈線3 0 8以及第二能量源3 0 6局部化至焊接 凸塊3 04。第一能量源3 06加熱佈線3 0 8,以及第二能量 源3 06加熱焊接凸塊3 04。 代替性地,局部能量源3 06係可移動。可移動能量源 3 〇 6先加熱佈線3 0 8,接著移動以加熱焊接凸塊3 〇 4。 參考第7圖,於一範例實施例,晶片3 00可包括多個 接合墊3 02、多個焊接凸塊3 04、以及佈線3 0 8。如第7 圖所示,可使用多個能量源306來加熱多個焊接凸塊304 。尤甚者’各能量源3 0 6係局部化至各焊接凸塊3 0 4以加 熱各焊接凸塊304以回焊各焊接凸塊304於各接合墊302 ’而不至於加熱整個晶片3 00。使用多個能量源3 06加熱 多個焊接凸塊3 0 4可增加回焊過程的效率。 參考第8圖,於另一範例實施例中,鑲嵌遮罩802係 置於能量源3 06與多個焊接凸塊3 〇4之間。如第8圖所示 (6) (6)200421501 ,鑲嵌遮罩8 0 2包括對應焊接凸塊3 0 4之剪下區域8 0 4。 因此,能量源3 0 6係藉由各剪下區域8 0 4局部化至各焊接 凸塊3 04以加熱各焊接凸塊3 04以回焊各焊接凸塊3 04於 各接合墊3 02上,而不加熱整個晶片3 00。 於此範例實施例中,鑲嵌遮罩8 02可爲不透光材料, 最好爲具有高導電性以及高熔點之金屬或合金,如T i、W 、Cu、Ta、Au、A1、以及之類的。鑲嵌遮罩802可連接 至熱交換元件8 06以保持鑲嵌遮罩8 02之溫度。能量源 3 06可爲寬光束雷射、紅外線加熱燈、電子光束、以及之 類的。當能量源3 0 6爲電子光束時,回焊過程最好於真空 環境中執行。 參考第9圖,於另一範例實施例中,能量源3 06可移 動。如第9圖所示,可移動能量源3 06可移動至焊接凸塊 3 04之間以加熱各焊接凸塊3 04以回焊各焊接凸塊於接合 墊302上,而不加熱整個晶片300。亦如第9圖所示,可 移動能量源3 0 6可往X、y、以及y方向移動。應注意到 晶片3 0 0可保持靜止或與移動之能量源3 0 6相對移動。 參考第10圖,於再一範例實施例中,移動晶片300 使各焊接凸塊3 04定位相鄰能量源3 06,以加熱焊接凸塊 3 04以回焊個焊接凸塊304於各接合墊3 02上,而不加熱 整個晶片3 00。於此範例實施例中,晶片3 00可置於可移 動桌1 002或任何適合的移動裝置上。應注意到晶片300 可保持靜止或與移動之能量源3 06相對移動。 參考第1 ]圖,於又一範例實施例中,定位系統1 1 0 2 -9 - (7) (7)200421501 可用於調查並定位晶片3 0 0上個接合墊3 02之位置。於此 範例實施例中,定位系統1 1 〇2可爲光學影像系統,如電 荷耦合器件(CCD )攝影機。如第1 1圖所示,可將定位 系統1 1 02與能量源3 06連接。定位系統1 1 02以及能量源 3 06可設於並沿著X軸條1 104移動,該X軸條1 104可沿 著y軸條1 1 06移動。因此,於本範例實施例中,可移動 定位系統1 1 02與能量源至晶片上任何位置。 倒裝晶片連接 參考第12A圖,晶片300係接合於基體1200上,且 通常稱爲倒裝晶片。如第12A圖所示,焊接凸塊3 04係 置於倒裝晶片3 00與基體1 200之間,以連接接合倒裝晶 片3 00與基體1 200。 通常,對於典型63 %的Sn與37%的Pb之共熔合金, 倒裝晶片連接需要攝氏1 8 3度之高熔點,以及焊料沉積時 間約1 〇秒。較長的焊料沉積時間會於晶片3 0 0之電介質 層上導致較長的接觸壓力,其可能早成電介質層中的缺陷 ,特別係當電介質層包括有低k材料時。 因此,於本範例實施例中,能量源3 0 6係局部化至位 於倒裝晶片3 00與基體1 200之間的焊接凸塊3 04。如第 1 2 B圖所示,局部能量源3 0 6加熱焊接凸塊3 〇 4直到焊接 凸塊3 0 4回焊至沙漏形狀連接於倒裝晶片3 〇 〇與基體 1 2 0 0之間。 參考第1 3圖,於一範例實施例中,倒裝晶片3 〇 〇可 (8) (8)200421501 包括多個焊接凸塊3 (Μ。於本範例實施例中,鑲嵌遮罩 802可置於能量源3 06與多個焊接凸塊3〇4之間。如第13 圖所示,鑲嵌遮罩8 02包括對應焊接凸塊3 04之剪下區域 8 0 4。因此’能量源3 0 6係藉由各剪下區域8 〇 4局部化至 各焊接凸塊3 0 4以加熱各焊接凸塊3 0 4以回焊各焊接凸塊 3 〇 4於各接合墊3 0 2上,而不加熱整個倒裝晶片3 0 0。 詳言之,於本範例實施例中,能量源3 06藉由加熱基 體1200上的焊接凸塊304加熱倒裝晶片300上之焊接凸 塊3〇4。因此,於本範例實施例中,可裝配感測器1302 掃描基體1 200後面之定位標記13〇4,以定位鑲嵌遮罩 8 04於基體1 200之上。亦可裝配感測器13〇6來調整相對 於倒裝晶片3 0 0基體1 2 0 0之位置。於本範例實施例中, 感測器1 3 02與1 3 06爲光學感測器。但應注意到可使用其 他種類的感測器。 於本範例實施例中,倒裝晶片係位於可移動桌1 002 上,可移動桌1 002移動倒裝晶片3 00相對於鑲嵌遮罩 802。如第13圖所示,可移動桌1002可往x、y、z、與 theta方向移動。 參考第14圖,於另一範例實施例中,可使用加熱器 14 02來加熱倒裝晶片300。加熱器1 402加熱倒裝晶片 3 00以減少從能量源3 06所需之功率量。惟加熱器1402 加熱倒裝晶片3 00至低於倒裝晶片3 00中焊接凸塊3 04之 熔點的溫度。 參考第1 5圖,於再一範例實施例中,倒裝晶片3 0 0 (9) (9)200421501 以及基體1 2 0 0係置於密封室} 5 〇 2之中。如第i 5圖所示 ’鑲嵌遮罩8 02係置於密封式15〇2外。於本範例實施例 中,密封室1 5 02包括玻璃上部件1 5 04。因此,能量源 306係藉由鑲嵌遮罩802之各剪下區域804以及玻璃上部 件1 5 04局部化至倒裝晶片3〇〇上之各焊接凸塊3〇4,以 回焊各焊接凸塊3 04,而不加熱整個倒裝晶片3 00。 於本範例實施例中,密封室1 5 0 2具有控制的溫度。 如第15圖所示,密封室1502具有氣體入口 1506。於回 焊過程當焊接凸塊304回焊時,譬如氮之鈍氣由氣體入口 1 5 06引入,以減少或防止焊接凸塊3〇4之氧化。於回焊 後,如氮之冷卻氣體藉由氣體入口 1506引入,以冷卻倒 裝晶片300以及基體1200以將回焊過程中產生的熱作用 減少或減至最小。 參考第16A、16B、與16C圖,說明回焊倒裝晶片 300上之焊接凸塊3〇4的一範例過程。尤甚者,於第16A 圖中,使用鑲嵌遮罩802將能量源3 06局部化至倒裝晶片 300上之焊接凸塊304,以高於焊接凸塊304之熔點的溫 度加熱焊接凸塊304,以回焊焊接凸塊304,而不加熱整 個倒裝晶片300。詳言之,將焊接凸塊3 04加熱至高於焊 接凸塊3 04之熔點攝氏10至100度,最好係50度之溫度 。於第16圖,當倒裝晶片3 00上之焊接凸塊3 04的溫度 係高於焊接凸塊3 04之熔點時,接合墊或基體1 200上之 焊接凸塊與倒裝晶片3 00上之焊接凸塊3 04相接觸。於第 16C圖中,倒裝晶片3 00之焊接凸塊3 04以及接合墊或基 (10) (10)200421501 體1 200上之焊接凸塊係保持接觸直到倒裝晶片3 00上之 焊接凸塊3 04冷卻至低於倒裝晶片3 00上之焊接凸塊304 之熔點。 參考第I7A、17B、與17C圖,於一範例實施例中, 基體1 200爲印刷電路板/卡。因此,倒裝晶片係接合於印 刷電路板/卡1 200上。 參考第18A圖,於一範例實施例中,倒裝晶片300 係置於可移動桌1 002上。可移動桌1 002移動倒裝晶片 3 00至低於鑲嵌遮罩8 08之第一位置以及低於基體1200 之第二位置之間。當倒裝晶片3 00係於第一位置時,倒裝 晶片3 00之焊接凸塊3 04藉由加熱源3 06經過鑲嵌裝置 8 0 8加熱。如第18B圖所示,當倒裝晶片3 00係於第二位 置時,接合墊或基體1200上之焊接凸塊與倒裝晶片300 上之焊接凸塊3 04接觸。 參考第19A圖,於又一範例實施例中,倒裝晶片300 係保持靜止。鑲嵌遮罩8 0 8以及能量源3 0 6係移動至倒裝 晶片3 00相鄰處,以加熱倒裝晶片3 00之焊接凸塊3 04。 如第19B圖所示,當倒裝晶片3 00之焊接凸塊3 04已經加 熱時,將基體1200移至倒裝晶片300之相鄰處,使基體 1 2 00之焊接凸塊或接合墊與倒裝晶片3 00之焊接凸塊304 接觸。於本範例實施例中,裝載自動控制裝置1902移動 基體1200,以將基體1200之焊接凸塊或接合墊與倒裝晶 片300之焊接凸塊304接觸。 雖已描述範例實施例,仍可進行多種更改而不違背本 -13- (11) (11)200421501 發明之精神與範疇。因此,本發明不應限制於如上所述與 圖式所示之特定型態。 【圖式簡單說明】 可參考上述說明與所附圖式使本發明易於了解,其中 類似元件將以類似符號代表。 第1圖爲顯示使用接觸壓力以握持並焊接佈線於接合 墊上之先前技術; 第2A與2B圖顯示使用熔爐回焊焊接材料於倒裝晶 片與基體之間的先前技術; 第3厶、38、4八、48、5八、56、6八、以及66圖顯示 使用局部能量源加熱焊接凸塊之範例實施例·, 第7圖顯示使用多個局部能量源以加熱多個焊接焊接 凸塊之範例實施例; 第8圖顯示使用藉由鑲嵌遮罩局部化之能量源以加熱 多個焊接凸塊之範例實施例; 第9圖顯示使用可移動局部能量源以加熱多個焊接焊 接凸塊之範例實施例; 第1〇圖顯示使用具有固定能量源與移動桌以加熱多 個焊接焊接凸塊之範例實施例; 第】1圖顯示使用定位系統以及能量源之範例實施例 第12A與12B圖顯示使用局部能量源以加熱接合倒 S晶片於基體上之範例實施例; •14- (12) (12)200421501 第1 3 -1 5圖顯示使用藉由鑲嵌遮罩局部化之能量源以 加熱多個焊接凸塊以接合倒裝晶片於基體上之範例實施例 第16A、16B、與16C圖顯示接合倒裝晶片於基體上 之範例實施例; 第17A、17B、與17C圖顯示接合倒裝晶片於印刷積 體電路版/卡上之範例實施例; 第18A與18B圖顯示使用可移動桌接合倒裝晶片於 基體上之範例實施例; 第19A與19B圖顯示使用裝載自動控制裝置接合倒 裝晶片於基體上之範例實施例; 【主要元件對照表】 300 晶 片 302 接 合 墊 304 焊 接 凸 塊 306 能 量 源 308 佈 線 502 潤 濕 層 802 鑲 嵌 遮 罩 804 剪 下 區 域 806 熱 交 換 元件 808 鑲 嵌 遮 罩 1002 可 移 動 桌 -15- (13) 定位系統 X軸條 y軸條 基體 感測器 定位標記 感測器 加熱器 · 密封室 玻璃上部件 氣體入口 裝載自動控制裝置200421501 玖 玖, cross-reference to related invention descriptions The present invention claims the benefits of "Partial Reflow of Wiring Bonding and Flip Chip Connection" in US Provisional Application No. 60/43 4,474, filed on December 18, 2002, This reference contains its entirety. [Technical Field to which the Invention belongs] The present invention relates generally to soldering for electronic connection to a wafer, and more specifically to wiring bonding and flip-chip bonding. [Previous technology] Since the introduction of low dielectric (low-k) materials, many people have invested a lot of effort to develop new technologies and integrate old and known methods to solve the problems caused by dielectric materials formed of low-k materials. . Low-k materials are structurally and mechanically weaker than conventional insulators such as SiO2. Therefore, due to the delamination of the low-k layer and the cracking and cracking of the interconnect lines during the manufacturing process, the device is more likely to fail. For example, "the conventional technique of wiring bonding to a bonding pad or connecting a flip chip to a substrate" requires considerable pressure to be applied to the underlying metal structure during the bonding process. In addition, the fabrication of a flip chip connection usually requires heating the flip chip and the substrate in a furnace to a temperature not lower than the melting point of the soldering material that forms the joint between the flip chip and the substrate. In particular, if soldering the bumps, higher temperatures are needed to facilitate reflow and connection. For example, 20 to 30 degrees Celsius is higher than the melting point of the solder bumps (Pb-Sn eutectic alloy is 205 -22 Celsius). 0 degree). In addition, (2) (2) 200421501 right-side flip-chip connection, in addition to high temperature, due to the different thermal expansion coefficient of the flip-chip and the substrate, thermal stress will be generated when the wafer is cooled. As shown in Figures 1 A and 2B, when low-k materials are used, stress and thermal expansion associated with conventional techniques may cause defects to form in the low-k materials. Furthermore, countries in Asia and Europe will ban the use of 纟 α as a soldering material for electronic components as early as 2004. p b or s η P b eutectic alloys require lower soldering temperatures than lead-free solders with higher melting temperature characteristics such as S η or Ag C11. Therefore, the promotion of low-k materials and the prohibition of lead in electronic packaging, and thermal planning control will become the key to reduce or remove the damage to the metal layer during interconnection and flip-chip manufacturing. In some conventional techniques, the size of the bonding pad is reduced or strengthened to reduce the force applied to the metal layer. Although this can reduce some contact pressure, there are still thermal stresses and the effect of repeated contact pressure accumulation on the underlying metal layer. [Summary of the Invention] In an exemplary embodiment, a soldering system for chip electronic connection includes bonding pads, solder bumps, As well as energy sources. In this exemplary embodiment, the energy source is localized to the welding bump, but does not actually contact the welding bump. The local energy source heats the solder bumps to re-solder the solder bumps onto the bond pads without heating the entire wafer. [Embodiment] The following description discloses various specific configurations and parameters. It should be understood, however, that this description is not intended to limit the scope of the present invention, but should be considered as providing a description of example embodiments. Wiring Bonding Referring to FIG. 3A, in an exemplary embodiment, an electronic connection soldering system for a wafer 300 includes a bonding pad 302, a solder bump 304, and an energy source 306. In this exemplary embodiment, the energy source 306 is localized to the solder bumps 304 without actually touching the solder bumps 304. The local energy source 3 06 heats the solder bumps 3 04 to re-solder the solder bumps 3 04 on the bonding pads 3 02 without heating the entire wafer 300. In the embodiment shown in FIG. 3A, the solder bumps 304 are connected to the wiring 308. The solder bump 3 04 and the wiring 3 0 8 are located on the bonding pad 3 02, and the local energy source 3 0 6 heats the solder bump 3 0 4 located on the bonding pad 3 0 2. As shown in FIG. 3B, the solder bumps 3 0 4 and the wirings 3 0 8 form wiring bonds on the bonding pads 3 02. In this exemplary embodiment, the 'soldering bump 304 is preferably 96.5% tin and 3.5% silver tin. The solder bump 304 preferably has a melting point higher than 221 ° C. It should be understood, however, that other materials having other melting points may be used to form the solder bumps 304. In this exemplary embodiment, the local energy source 306 may include laser, x-ray, electronic Andy electric heater, infrared heater, and electron beam. When the local energy source 3 0 6 laser, the laser can be a solid-state laser (such as ruby, N cU glass, ND: YAG (Yttrium Aluminum Garnet, YMhO] 2), and the like, or a gas laser (Such as (4) (4) 200421501 HE-NE, CO2, HF, and the like). Referring to FIG. 4A, in another exemplary embodiment, before the welding bump 3 0 4 is positioned on the bonding pad 3 0 2, the local energy source 3 0 6 heats the welding bump 3 0 4. When the solder bump 3 04 has been melted by heating, the solder bump 3 04 and the wiring 3 08 are positioned on the bonding pad 3 02. As shown in FIG. 4B, the solder bumps 304 and the wirings 308 form wirings bonded to the bonding pads. Referring to FIG. 5A, in another exemplary embodiment, the welding bump 3 0 4 is positioned on the bonding pad 3 0 2 before the local energy source 3 0 6 heats the welding bump 3 0 4 and the bonding pad 3 0 2 . When the solder bump 3 04 has been melted by heating, the thermal solder bump 3 04 is positioned on the heating bonding pad 3 02. As shown in FIG. 5B, the 'soldering bumps 3 0 4 and the wirings 3 0 8 form wirings and are bonded to the bonding pads. In this exemplary implementation, a wetting layer 502 is formed on the bonding pad 302. The local energy source 3 02 melts the wetting layer 5 02 covering the bonding pad 3 02. The wetting layer 502 may include Au, CuTi, TiN, Tin, SbPb, SnAg alloy, and the like. In this example implementation, the local energy source 3 06 may include a first energy source 3 06 localized to the welding bump 3004 and a second energy source 3 06 localized to the bonding pad 302. The first energy source 3 06 heats the solder bump 30 04 and the second energy source 3 06 heats the bonding pad 30 02. Instead, the local energy source 3 06 series can be moved. The movable energy source 3 06 first heats the solder bump 3 04 and then moves to heat the bonding pad 3 02. Referring to FIG. 6A, in another exemplary embodiment, before the welding bump 3 04 is heated by the local energy source 3 06, the welding bump 3 04 is positioned on the joint -7- (5) (5) 200421501 pad 3 02 . As shown in FIG. 6B, after the solder bump 304 is heated, the wiring 308 is connected to the solder bump 304. In this exemplary embodiment, the local energy source 3 06 heats the wiring 3 0 8 and the solder bump 3 04, and then connects the heated wiring 3 0 8 to the heated solder bump 3 04 to form a wire bonded to the bonding pad 3 02 on. In this exemplary implementation, a wetting layer 502 is formed on the bonding pad 302. The local energy source 3 0 2 melts the wetting layer 5 2 covering the bonding pad 3 0 2. The wetting layer 502 may include Au, CuTi, TiN, Tin, SbPb, SnAg alloy, and the like. In this example implementation, the local energy source 306 may include a first energy source 306 localized to the wiring 308 and a second energy source 306 localized to the solder bump 304. The first energy source 306 heats the wiring 308, and the second energy source 306 heats the solder bump 304. Instead, the local energy source 3 06 series can be moved. The movable energy source 306 first heats the wiring 308, and then moves to heat the solder bump 304. Referring to FIG. 7, in an exemplary embodiment, the wafer 300 may include a plurality of bonding pads 302, a plurality of solder bumps 304, and wirings 308. As shown in Figure 7, multiple energy sources 306 can be used to heat multiple solder bumps 304. In particular, 'each energy source 3 0 6 is localized to each solder bump 3 0 4 to heat each solder bump 304 to resolder each solder bump 304 to each bonding pad 302' without heating the entire wafer 300 . Using multiple energy sources 3 06 to heat multiple solder bumps 3 0 4 can increase the efficiency of the reflow process. Referring to FIG. 8, in another exemplary embodiment, the mosaic mask 802 is disposed between the energy source 306 and the plurality of solder bumps 304. As shown in Fig. 8 (6) (6) 200421501, the mosaic mask 80 2 includes a cutout region 8 0 4 corresponding to the solder bump 3 0 4. Therefore, the energy source 3 0 6 is localized to each welding bump 3 04 through each cut-out region 8 0 4 to heat each welding bump 3 04 to re-solder each welding bump 3 04 on each bonding pad 3 02 Without heating the entire wafer 3,000. In this exemplary embodiment, the mosaic mask 802 may be an opaque material, preferably a metal or alloy with high conductivity and high melting point, such as Ti, W, Cu, Ta, Au, A1, and the like. Category. The mosaic mask 802 may be connected to the heat exchanging element 806 to maintain the temperature of the mosaic mask 802. The energy source 3 06 may be a wide beam laser, an infrared heating lamp, an electron beam, and the like. When the energy source 306 is an electron beam, the reflow process is best performed in a vacuum environment. Referring to FIG. 9, in another exemplary embodiment, the energy source 306 is movable. As shown in FIG. 9, the movable energy source 3 06 can be moved to between the solder bumps 3 04 to heat each solder bump 3 04 to resolder the solder bumps on the bonding pad 302 without heating the entire wafer 300. . As also shown in Fig. 9, the movable energy source 3 0 6 can move in the X, y, and y directions. It should be noted that the wafer 300 can remain stationary or move relative to the moving energy source 300. Referring to FIG. 10, in yet another exemplary embodiment, the wafer 300 is moved to position each welding bump 3 04 to adjacent energy source 3 06 to heat the welding bump 3 04 to re-solder a welding bump 304 to each bonding pad. 3 02 without heating the entire wafer 3 00. In this exemplary embodiment, the chip 300 can be placed on the movable table 1002 or any suitable mobile device. It should be noted that the wafer 300 may remain stationary or move relative to the moving energy source 306. Referring to FIG. 1, in another exemplary embodiment, the positioning system 1 102-9-(7) (7) 200421501 can be used to investigate and locate the position of the bonding pad 300 on the wafer 300. In this exemplary embodiment, the positioning system 1 102 may be an optical imaging system, such as a charge coupled device (CCD) camera. As shown in Fig. 11, the positioning system 1 102 can be connected to the energy source 3 06. The positioning system 1 102 and the energy source 3 06 may be disposed on and move along the X-axis bar 1 104, and the X-axis bar 1 104 may be moved along the y-axis bar 1 1 06. Therefore, in this exemplary embodiment, the positioning system 110 and the energy source can be moved to any position on the wafer. Flip-Chip Connection Referring to Figure 12A, the wafer 300 is bonded to the base 1200 and is commonly referred to as a flip-chip. As shown in FIG. 12A, the solder bump 3 04 is interposed between the flip chip 300 and the base body 1 200 to connect and bond the flip chip 300 and the base body 1 200. Generally, for a typical eutectic alloy of 63% Sn and 37% Pb, a flip chip connection requires a high melting point of 183 ° C and a solder deposition time of about 10 seconds. A longer solder deposition time will cause longer contact pressure on the dielectric layer of the wafer 300, which may be a defect in the dielectric layer early, especially when the dielectric layer includes a low-k material. Therefore, in this exemplary embodiment, the energy source 306 is localized to the solder bump 304 located between the flip chip 300 and the substrate 1 200. As shown in FIG. 12B, the local energy source 3 06 heats the solder bump 3 04 until the solder bump 3 04 is re-soldered to an hourglass shape connected between the flip chip 3 00 and the substrate 1 2 0 0 . Referring to FIG. 13, in an exemplary embodiment, the flip chip 300 may (8) (8) 200421501 include a plurality of solder bumps 3 (M. In this exemplary embodiment, the mosaic mask 802 may be placed Between the energy source 306 and the plurality of welding bumps 304. As shown in FIG. 13, the mosaic mask 802 includes a cut-out area 804 corresponding to the welding bump 304. Therefore, the 'energy source 3 0 The 6 series is localized to each solder bump 3 0 4 by each cut-out area 8 0 4 to heat each solder bump 3 0 4 to resolder each solder bump 3 0 4 on each bonding pad 3 02, and The entire flip chip 300 is not heated. Specifically, in this exemplary embodiment, the energy source 306 heats the solder bumps 304 on the flip chip 300 by heating the solder bumps 304 on the substrate 1200. Therefore, in this exemplary embodiment, a sensor 1302 can be equipped to scan the positioning mark 1304 behind the base body 1 200 to position the mosaic mask 8 04 on the base body 1 200. The sensor 1306 can also be equipped. To adjust the position relative to the flip chip 3 0 0 base 1 2 0 0. In this exemplary embodiment, the sensors 1 3 02 and 1 3 06 are optical sensors. However, it should be noted that Other types of sensors are used. In this exemplary embodiment, the flip chip is located on the movable table 1 002, and the movable table 1 002 moves the flip chip 3 00 relative to the inlay mask 802. As shown in FIG. 13 As shown, the movable table 1002 can be moved in the directions of x, y, z, and theta. Referring to FIG. 14, in another exemplary embodiment, a heater 140 can be used to heat the flip chip 300. The heater 1 402 heats Flip chip 300 to reduce the amount of power required from energy source 3 06. However, heater 1402 heats flip chip 300 to a temperature lower than the melting point of solder bump 3004 in flip chip 300. Refer to Section 1 Figure 5, in yet another exemplary embodiment, the flip chip 3 0 0 (9) (9) 200421501 and the substrate 1 2 0 0 are placed in a sealed chamber} 5 〇2. As shown in Figure i 5 ' The mosaic mask 8 02 is placed outside the sealed 1502. In this exemplary embodiment, the sealed chamber 1 50 02 includes a glass upper part 1 5 04. Therefore, the energy source 306 is cut by the mosaic mask 802 The lower area 804 and the upper glass part 1 5 04 are localized to the solder bumps 304 on the flip chip 300 to re-solder the solder bumps 3 04, without heating the entire flip chip 3 00. In this exemplary embodiment, the sealed chamber 1502 has a controlled temperature. As shown in FIG. 15, the sealed chamber 1502 has a gas inlet 1506. During the reflow process, When the solder bump 304 is re-soldered, for example, a blunt gas of nitrogen is introduced from the gas inlet 1506 to reduce or prevent oxidation of the solder bump 304. After reflow, a cooling gas such as nitrogen is introduced through the gas inlet 1506 to cool the flip chip 300 and the substrate 1200 to reduce or minimize the thermal effect generated during the reflow process. Referring to FIGS. 16A, 16B, and 16C, an example process of re-soldering the solder bumps 304 on the flip chip 300 will be described. In particular, in FIG. 16A, a mosaic mask 802 is used to localize the energy source 3 06 to the solder bump 304 on the flip chip 300, and the solder bump 304 is heated at a temperature higher than the melting point of the solder bump 304. The solder bumps 304 are re-soldered without heating the entire flip chip 300. In detail, the solder bump 3 04 is heated to a temperature of 10 to 100 degrees Celsius higher than the melting point of the solder bump 3 04, preferably 50 degrees Celsius. In FIG. 16, when the temperature of the solder bump 3 04 on the flip chip 300 is higher than the melting point of the solder bump 300, the solder bump on the bonding pad or the substrate 1 200 and the flip chip 300 The solder bumps 3 04 are in contact. In FIG. 16C, the solder bump 3 04 of the flip chip 300 and the bonding pad or base (10) (10) 200421501 body 1 200 are kept in contact until the solder bump on the flip chip 300. Block 3 04 is cooled below the melting point of solder bump 304 on flip chip 300. Referring to FIGS. I7A, 17B, and 17C, in an exemplary embodiment, the substrate 1 200 is a printed circuit board / card. Therefore, the flip chip is bonded to the printed circuit board / card 1200. Referring to FIG. 18A, in an exemplary embodiment, the flip chip 300 is placed on the movable table 1002. The movable table 1 002 moves the flip chip 300 to a first position lower than the mosaic mask 8 08 and a second position lower than the base 1200. When the flip chip 300 is in the first position, the solder bump 3 04 of the flip chip 300 is heated by the heating source 3 06 through the mounting device 8 0 8. As shown in FIG. 18B, when the flip chip 300 is in the second position, the solder bump on the bonding pad or the substrate 1200 is in contact with the solder bump 300 on the flip chip 300. Referring to FIG. 19A, in yet another exemplary embodiment, the flip chip 300 is kept stationary. The inlaid mask 8 0 8 and the energy source 3 0 6 are moved to the vicinity of the flip chip 300 to heat the solder bump 3 04 of the flip chip 300. As shown in FIG. 19B, when the solder bump 3 04 of the flip chip 300 has been heated, the substrate 1200 is moved to the adjacent position of the flip chip 300, so that the solder bump or the bonding pad of the base 1 2 00 and The solder bumps 304 of the flip chip 300 are in contact. In this exemplary embodiment, the loading automatic control device 1902 moves the substrate 1200 to contact the solder bumps or bonding pads of the substrate 1200 with the solder bumps 304 of the flip chip 300. Although the exemplary embodiment has been described, a variety of changes can be made without departing from the spirit and scope of the invention -13- (11) (11) 200421501. Therefore, the present invention should not be limited to the specific forms described above and shown in the drawings. [Brief description of the drawings] The present invention can be easily understood by referring to the above description and the accompanying drawings, wherein similar elements will be represented by similar symbols. Figure 1 shows the prior art of using contact pressure to hold and solder the wiring on the bonding pads; Figures 2A and 2B show the prior art of reflow soldering materials between the flip chip and the substrate using a furnace; Figures 3, 38 Figure 4, Figure 48, Figure 48, Figure 5, Figure 8, Figure 6, and Figure 66 show example embodiments of heating welding bumps using local energy sources. Figure 7 shows the use of multiple local energy sources to heat multiple welding solder bumps. Example embodiment; Figure 8 shows an example embodiment of heating multiple welding bumps using an energy source localized by a mosaic mask; Figure 9 shows using a movable local energy source to heating multiple welding solder bumps Example embodiment; FIG. 10 shows an example embodiment using a fixed energy source and a mobile table to heat a plurality of welding welding bumps; FIG. 1 shows an example embodiment using a positioning system and an energy source 12A and 12B The figure shows an example embodiment using a local energy source to heat bond the inverted S-wafer to the substrate; • 14- (12) (12) 200421501 Figures 1 3 -1 5 shows the use of an energy source localized by a mosaic mask to Example embodiments of heating multiple solder bumps to bond flip-chips to a substrate Figures 16A, 16B, and 16C show example embodiments of bonding flip-chips to a substrate; Figures 17A, 17B, and 17C show bonding Example embodiment of mounting a wafer on a printed circuit board / card. Figures 18A and 18B show an example of bonding a flip chip to a substrate using a movable table. Figures 19A and 19B show bonding using a loading automatic control device. Example embodiment of flip chip on the substrate; [Comparison table of main components] 300 wafers 302 bonding pads 304 solder bumps 306 energy source 308 wiring 502 wetting layer 802 mosaic mask 804 cut-out area 806 heat exchange element 808 mosaic mask Cover 1002 Movable table -15- (13) Positioning system X-axis bar y-axis bar Base sensor Positioning mark sensor Heater · Sealed chamber glass upper part Gas inlet automatic control device

-16--16-

Claims (1)

200421501 ⑴ 拾、申請專利範圍 1 ·一種焊接晶片之電子連接之系統,該系統包括: 接合墊; 焊接凸塊;以及 局ρβ化至該焊接凸塊之能量源’其中局部能量源並不 實際與焊接凸塊接觸’以及其中局部能量源將焊接凸塊加 熱’以回焊焊接凸塊於接合墊上,而不加熱整個晶片。 2 ·如申請專利範圍第1項之系統,其中焊接凸塊與佈 線連接。 3 ·如申請專利範圍第2項之系統,其中焊接凸塊與佈 線係位於接合墊上,以及接著局部能量源將位於接合墊上 之焊接凸塊加熱,形成佈線接合至接合墊。 4 ·如申請專利範圍第2項之系統,其中局部能量源將 焊接凸塊加熱,接著加熱之焊接凸塊以及佈線係位於接合 墊上,形成佈線接合至接合墊上。 5 ·如申請專利範圍第2項之系統,其中局部能量源將 焊接凸塊以及接合墊加熱,接著加熱之焊接凸塊係位於加 熱之接合墊上,形成佈線接合至接合墊上。 6.如申請專利範圍第5項之系統,其中局部能量源包 括: 第一能量源局部化至焊接凸塊;以及 第一能量源局部化至接合墊。 7 ·如申請專利範圍第5項之系統,其中局部能量源係 可移動的,以及其中可移動局部能量源將焊接凸塊加熱, -17- (2) (2)200421501 並移至接合墊予以加熱。 8 ·如申請專利範圍第5項之系統,復包括: 形成於接合墊上之潤濕層,其中局部能量源將潤濕層 融化。 9·如申請專利範圍第1項之系統,其中於局部能量源 加熱焊接凸塊前,先將焊接凸塊置於接合墊上。 1 〇·如申請專利範圍第9項之系統,其中於局部能量 源加熱焊接凸塊後,佈線與焊接凸塊連接。 1 1.如申請專利範圍第1 0項之系統,其中局部能量源 將佈線與焊接凸塊加熱,並接著將加熱之佈線與加熱之焊 接凸塊連接,與接合墊形成佈線連接。 1 2 ·如申請專利範圍第1 1項之系統,其中局部能量源 包括: 第一能量源局部化至佈線;以及 第一能量源局部化至焊接凸塊。 1 3 .如申請專利範圍第1 1項之系統,其中局部能量源 係可移動的,以及其中可移動局部能量源將加熱佈線,並 移至焊接凸塊予以加熱。 1 4.如申請專利範圍第1 1項之系統,復包括: 形成於接合墊上之潤濕層,其中局部能量源將潤濕層 融化。 1 5 .如申請專利範圍第1項之系統’其中接合墊包括 複數個接合墊,以及焊接凸塊包括複數個焊接凸塊。 1 6.如申請專利範圍第1 5項之系統,其中能量源包括 -18- (3) (3)200421501 複數個能量源,其中複數個能量源中的每一個係局部化至 複數個焊接凸塊中的每一個,以加熱複數個焊接凸塊中的 每一個,以回焊複數個焊接凸塊中的每一個於複數個接合 墊中的每一個,而不將整個晶片加熱。 1 7 .如申請專利範圍第1 5項之系統,其中能量源係可 移動的,其中可移動的能量源移動至複數個焊接凸塊中的 每一個之間,以加熱複數個焊接凸塊中的每一個,以回焊 複數個焊接凸塊中的每一個於複數個接合墊中的每一個’ 而不將整個晶片加熱。 1 8 .如申請專利範圍第1 5項之系統,復包括: 可移動桌,其中晶片係置於可移動桌上,複數個焊接 凸塊係置於複數個接合墊上,以及其中可移動桌移動使各 焊接凸塊置於相鄰能量源之位置,以加熱複數個焊接凸塊 中的每一個,以回焊複數個焊接凸塊中的每一個於複數個 接合墊中的每一個,而不將整個晶片加熱。 1 9 ·如申請專利範圍第1 5項之系統,復包括: 定位複數個接合墊之定位系統。 2 0 ·如申請專利範圍第1 9項之系統,其中局部能量 源係可移動的,其中可移動的能量源與定位系統連接,以 及其中定位系統提供複數個接合墊之位置,以定位可移動 能量源。 2 1·如申請專利範圍第1 5項之系統,復包括: 鑲嵌遮罩,置於能量源與複數個焊接凸塊之間,其中 鑲嵌遮罩包括複數個對應複數個焊接凸塊之剪下區域,以 -19- (4) (4)200421501 及其中透過複數個剪下區域中之每一個使能量源局部化至 各焊接凸塊,以加熱複數個焊接凸塊中的每一個,以回焊 複數個焊接凸塊中的每一個於複數個接合墊中的每一個, 而不將整個晶片加熱。 22. 如申請專利範圍第2 1項之系統,復包括: 熱交換元件,與鑲嵌遮罩連接並維持鑲嵌遮罩的溫度 〇 23. 如申請專利範圍第1項之系統,復包括: 基體,其中晶片爲倒裝晶片,以及其中焊接凸塊係置 於基體與倒裝晶片之間。 24. 如申請專利範圍第23項之系統,其中接合墊包 括複數個接合墊,以及焊接凸塊包括複數個焊接凸塊。 25. 如申請專利範圍第24項之系統,復包括: 鑲嵌遮罩,置於能量源與複數個焊接凸塊之間,其中 鑲嵌遮罩包括複數個對應複數個焊接凸塊之剪下區域,以 及其中透過複數個剪下區域中之每一個使能量源局部化至 各焊接凸塊,以加熱複數個焊接凸塊中的每一個,以回焊 複數個焊接凸塊中的每一個於複數個接合墊中的每一個, 而不將整個晶片加熱。 26. 如申請專利範圍第2 5項之系統,復包括: 感測器,配置成掃描基體上的定位標記,以定位鑲嵌 遮罩。 27. 如申請專利範圍第25項之系統,復包括: 可移動桌,其中倒裝晶片係置於可移動桌上,以及其 -20- (5) (5)200421501 中可移動桌按照鑲嵌遮罩來移動倒裝晶片。 28.如申請專利範圍第2 7項之系統,復包括: 感測器,配置成按照倒裝晶片調整基體之移動。 2 9.如申請專利範圍第27項之系統,復包括: 加熱器,置於可移動桌上以加熱倒裝晶片,其中加熱 器將倒裝晶片加熱至低於倒裝晶片上複數個焊接凸塊之熔 點的溫度。 3 0 ·如申請專利範圍第2 5項之系統,復包括: 鲁 密封室,其中倒裝晶片係置於密封室中,以及鑲嵌遮 罩係置於密封室之外。 3 1 .如申請專利範圍第3 0項之系統,其中密封室包 括玻璃上部件。 3 2.如申請專利範圍第3 0項之系統,其中密封室係 塡有鈍氣,當複數個焊接凸塊回焊時得防止複數個焊接凸 塊之氧化,以及其中於複數個焊接凸塊回焊後,將密封室 塡有冷卻氣體。 # 3 3.如申請專利範圍第25項之系統,其中複數個焊 接凸塊係位於倒裝晶片上以及複數個接合墊或焊接凸塊係 位於基體上,其中透過鑲嵌遮罩將倒裝晶片上之複數個焊 接凸塊加熱至高於倒裝晶片上之複數個焊接凸塊之熔點溫 度,以及其中當倒裝晶片上之複數個焊接凸塊之溫度高於 倒裝晶片上之複數個焊接凸塊之熔點溫度時,基體上之複 數個接合墊或焊接凸塊與倒裝晶片上之複數個焊接凸塊相 接觸。 -21 - (6) (6)200421501 34.如申請專利範圍第33項之系統,復包括: 可移動桌,其中倒裝晶片係置於可移動桌上,其中可 移動桌將倒裝晶片自低於鑲嵌遮罩之第一位置移動至低於 基體之第二位置,其中當倒裝晶片係位於第一位置時,將 倒裝晶片上之複數個焊接凸塊加熱,以及當倒裝晶片係位 於第二位置時,基體上之複數個接合墊或焊接凸塊與倒裝 晶片上之複數個焊接凸塊相接觸。 3 5 ·如申請專利範圍第3 3項之系統,其中倒裝晶片 隹 保持爲靜止,其中鑲嵌遮罩以及能量源係移動至倒裝晶片 旁,以加熱倒裝晶片中複數個焊接凸塊,以及其中將基體 移動至倒裝晶片旁,以使基體上之複數個接合墊或焊接凸 塊與倒裝晶片上之複數個焊接凸塊相接觸。 3 6 ·如申請專利範圍第3 5項之系統,復包括: 與基體連接之裝載自動控制裝置。 3 7 ·如申請專利範圍第2 3項之系統,其中基體爲印刷 積體電路板或卡。 修 3 8 ·如申請專利範圍第1項之系統,復包括: 晶片中具有低電介質常數的層,其中接合墊係置於該 層上。 3 9·—種焊接晶片之電子連接之方法,該方法包括下 列步驟: 將能量源局部化至焊接凸塊,而不實際與焊接凸塊接 觸;以及 使用局部能量源,將焊接凸塊加熱,以回焊焊接凸塊 -22- (7) (7)200421501 於晶片上之接合墊上,而不加熱整個晶片。 40·如申請專利範圍第39項之方法,復包括: 於加熱焊接凸塊之前,定位焊接凸塊以及佈線於接合 墊上,其中局部能量源將位於接合墊上之焊接凸塊加熱, 形成佈線連接至接合墊。 4 2.如申請專利範圍第4 0項之方法,其中將焊接凸 塊加熱包括: 將連接佈線之焊接凸塊加熱;以及 φ 定位連接佈線之焊接凸塊於接合墊上,形成佈線連接 至接合墊。 43.如申請專利範圍第40項之方法,復包括: 使用局部能量源加熱接合墊,而不加熱整個晶片; 定位加熱之焊接凸塊於加熱之接合墊上,形成佈線連 接至接合墊。 4 4 ·如申請專利範圍第4 3項之方法,其中局部能量 源包括: φ 第一能量源局部化至焊接凸塊;以及 第一能量源局部化至接合墊。 45 ·如申請專利範圍第43項之方法,其中局部能量 原係可移動的,以及復包括: 移動可移動局部能量源至焊接凸塊旁; 使用可移動局部能量源加熱焊接凸塊; 移動可移動局部能量源至接合墊旁;以及 使用可移動局部能量源加熱接合墊。 -23- (8) (8)200421501 46. 如申請專利範圍第43項之方法,復包括: 使用局部能量源融化形成於接合墊上之潤濕層。 47. 如申請專利範圍第3 9項之方法,其中使用局部 能量源加熱焊接凸塊之前,將焊接凸塊置於接合墊上。. 4 8·如申請專利範圍第4 7項之方法,復包括: 使用局部能量源加熱焊接凸塊之後,連接佈線至焊接 凸塊。 49. 如申請專利範圍第48項之方法,其中局部能量 源將佈線與焊接凸塊加熱,並接著將加熱之佈線與加熱之 焊接凸塊連接,與接合墊形成佈線連接。 50. 如申請專利範圍第49項之方法,其中局部能量 源包括: 第一能量源局部化至佈線;以及 第一能量源局部化至焊接凸塊。 5 1 .如申請專利範圍第49項之方法,其中局部能量源 係可移動的,並復包括: 移動可移動局部能量源至佈線旁; 使用可移動局部能量源加熱佈線; 移動可移動局部能量源至焊接凸塊旁;以及 使用可移動局部能量源加熱焊接凸塊。 52·如申請專利範圍第49項之方法,復包括: 使用局部能量源將形成於接合墊上之潤濕層融化。 53·如申請專利範圍第39項之方法,其中接合墊包括 複數個接合墊,以及焊接凸塊包括複數個焊接凸塊。 -24- (9) (9)200421501 5 4 ·如申請專利範圍第5 3項之方法,其中局部能量源 包括複數個能量源,其中複數個能量源中的每一個係局部 化至複數個焊接凸塊中的每一個,以加熱複數個焊接凸塊 中的每一個,以回焊複數個焊接凸塊中的每一個於複數個 接合墊中的每一個,而不將整個晶片加熱。 5 5 ·如申請專利範圍第5 3項之方法,其中局部能量源 係可移動的,其中可移動能量源移動至複數個焊接凸塊中 的每一個之間,以加熱複數個焊接凸塊中的每一個,以回 馨 焊複數個焊接凸塊中的每一個於複數個接合墊中的每一個 ,而不將整個晶片加熱。 56·如申請專利範圍第53項之方法,復包括: 使用可移動桌移動晶片,使各焊接凸塊置於相鄰能量 源之位置,以加熱複數個焊接凸塊中的每一個,以回焊複 數個焊接凸塊中的每一個於複數個接合墊中的每一個,而 不將整個晶片加熱。 5 7 .如申請專利範圍第5 3項之方法,復包括: φ 使用定位系統定位複數個接合墊。 5 8 ·如申請專利範圍第5 7項之方法,其中局部能量 源係可移動的,其中可移動的能量源與定位系統連接,以 及其中定位系統提供複數個接合墊之位置,以定位可移動 能量源。 59.如申請專利範圍第5 3項之方法’其中將能量源 局部化包括: 透過鑲嵌遮罩中之複數個剪下區域中之每~個,使能 -25· (10) (10)200421501 量源局部化至各焊接凸塊,以加熱複數個焊接凸塊中的每 一個,以回焊複數個焊接凸塊中的每一個於複數個接合墊 中的每一個,而不將整個晶片加熱。 6 0.如申請專利範圍第59項之方法,復包括: 使用熱交換元件保持鑲嵌遮罩的溫度。 6 1 .如申請專利範圍第3 9項之方法,其中晶片爲倒 裝晶片,以及其中焊接凸塊係置於基體與倒裝晶片之間。 6 2.如申請專利範圍第61項之方法,其中接合墊包· 括複數個接合墊,以及焊接凸塊包括複數個焊接凸塊。 6 3 .如申請專利範圍第6 2項之方法,其中將能量源 局部化包括: 透過鑲嵌遮罩中之複數個剪下區域中之每一個,使能 量源局部化至各焊接凸塊,以加熱複數個焊接凸塊中的每 一個,以回焊複數個焊接凸塊中的每一個於複數個接合墊 中的每一個。 64 ·如申請專利範圍第63項之方法,復包括: # 使用感測器掃描基體上的定位標記,以定位鑲嵌遮罩 〇 65 ·如申請專利範圍第63項之系統,復包括: 使用可移動桌按照鑲嵌遮罩相對地移動倒裝晶片,其 中倒裝晶片係置於可移動桌上。 66. 如申請專利範圍第65項之方法,復包括: 使用感測器按照倒裝晶片相對地調整基體之移動。 67. 如申請專利範圍第65項之方法,復包括: -26- (11) (11)200421501 使用置於可移動桌上之加熱器’將倒裝晶片加熱至低 於倒裝晶片上複數個焊接凸塊之熔點的溫度。 68.如申請專利範圍第63項之方法,其中倒裝晶片 係置於密封室中,以及鑲嵌遮罩係置於密封室之外。 6 9 .如申請專利範圍第6 8項之方法,其中密封室包 括玻璃上部件。 7 〇 .如申請專利範圍第6 8項之方法,復包括: 於複數個焊接凸塊已回焊之前’將鈍氣引入密封室中 ,防止複數個焊接凸塊之氧化;以及 於複數個焊接凸塊已回焊後,將冷卻氣體引入密封室 中 〇 7 1 .如申請專利範圍第63項之方法,其中將焊接凸 塊加熱包括: 透過鑲嵌遮罩,將倒裝晶片上之複數個焊接凸塊加熱 至高於倒裝晶片上之複數個焊接凸塊之熔點溫度;以及 當倒裝晶片上之複數個焊接凸塊之溫度高於倒裝晶片 上之複數個焊接凸塊之熔點溫度時,將基體上之複數個接 合墊或焊接凸塊與倒裝晶片上之複數個焊接凸塊相接觸。 72.如申請專利範圍第71項之方法,復包括: 使用可移動桌將倒裝晶片自低於鑲嵌遮罩之第一位置 移動至低於基體之第二位置,其中當倒裝晶片係位於第一 位置時,將倒裝晶片上之複數個焊接凸塊加熱,以及當倒 裝晶片係位於第二位置時,將基體上之複數個接合墊或焊 接凸塊與倒裝晶片上之複數個焊接凸塊相接觸。 -27- (12) (12)200421501 73.如申請專利範圍第7 1項之方法,復包括: 保持倒裝晶片靜止; 將鑲嵌遮罩與能量源移動至倒裝晶片旁,以加熱倒裝 晶片中複數個焊接凸塊;以及 將基體移動至倒裝晶片旁,以使基體上之複數個接合 墊或焊接凸塊與倒裝晶片上之複數個焊接凸塊相接觸。 7 4.如申請專利範圍第73項之方法,其中使用與基體 連接之裝載自動控制裝置移動基體。 7 5.如申請專利範圔第61項之方法,其中基體爲印刷 積體電路板或卡。 7 6 .如申請專利範圍第3 9項之方法,復包括: 晶片中具有低電介質常數的層,其中接合墊係置於該 層上。 -28-200421501 ⑴ Pick up and apply for patent scope 1 · A system for electronically connecting soldered wafers, the system includes: a bonding pad; a solder bump; and an energy source that is localized to the solder bump ', where the local energy source is not actually related to The solder bump contacts 'and where the local energy source heats the solder bumps' to resolder the solder bumps onto the bond pads without heating the entire wafer. 2 · The system according to item 1 of the patent application scope, in which the solder bumps are connected to the wiring. 3. The system according to item 2 of the patent application, wherein the solder bumps and wiring are located on the bonding pads, and then the local welding source is used to heat the solder bumps on the bonding pads to form wiring to be bonded to the bonding pads. 4. The system according to item 2 of the patent application scope, wherein the local energy source heats the solder bumps, and then the heated solder bumps and the wiring are located on the bonding pads to form the wiring to be bonded to the bonding pads. 5 · The system according to item 2 of the patent application, wherein the local energy source heats the solder bumps and the bonding pads, and the heated solder bumps are located on the heated bonding pads to form wiring to be bonded to the bonding pads. 6. The system of claim 5, wherein the local energy source includes: the first energy source is localized to the welding bump; and the first energy source is localized to the bonding pad. 7 · If the system of the scope of patent application No. 5, where the local energy source is movable, and where the movable local energy source heats the welding bump, -17- (2) (2) 200421501 and move to the bonding pad to heating. 8. The system according to item 5 of the patent application, further comprising: a wetting layer formed on the bonding pad, wherein the local energy source melts the wetting layer. 9. The system according to item 1 of the scope of patent application, wherein the welding bump is placed on the bonding pad before the local energy source heats the welding bump. 10. The system according to item 9 of the scope of patent application, wherein after the welding bump is heated by the local energy source, the wiring is connected to the welding bump. 1 1. The system according to item 10 of the patent application scope, wherein the local energy source heats the wiring and the solder bump, and then connects the heated wiring with the heated solder bump to form a wiring connection with the bonding pad. 1 2 · The system according to item 11 of the patent application scope, wherein the local energy source includes: the first energy source is localized to the wiring; and the first energy source is localized to the welding bump. 13. The system according to item 11 of the scope of the patent application, wherein the local energy source is movable, and the movable local energy source is heated and routed to a welding bump to be heated. 14. The system according to item 11 of the patent application scope, further comprising: a wetting layer formed on the bonding pad, wherein the local energy source melts the wetting layer. 1 5. The system according to item 1 of the scope of patent application, wherein the bonding pad includes a plurality of bonding pads, and the solder bump includes a plurality of solder bumps. 16. The system according to item 15 of the scope of patent application, wherein the energy source includes -18- (3) (3) 200421501, a plurality of energy sources, wherein each of the plurality of energy sources is localized to a plurality of welding projections Each of the blocks is to heat each of the plurality of solder bumps, and to re-solder each of the plurality of solder bumps to each of the plurality of bonding pads without heating the entire wafer. 17. The system according to item 15 of the scope of patent application, wherein the energy source is movable, wherein the movable energy source is moved between each of the plurality of welding bumps to heat the plurality of welding bumps. Each of the plurality of solder bumps is re-soldered to each of the plurality of bonding pads without heating the entire wafer. 18. The system according to item 15 of the scope of patent application, further comprising: a movable table, wherein the wafer is placed on the movable table, a plurality of solder bumps are placed on a plurality of bonding pads, and the movable table is moved Each welding bump is placed at a position adjacent to the energy source to heat each of the plurality of welding bumps, to re-weld each of the plurality of welding bumps to each of the plurality of bonding pads without The entire wafer is heated. 1 9 · If the system of item 15 of the scope of patent application, including: a positioning system for positioning a plurality of bonding pads. 20 · The system according to item 19 of the scope of patent application, wherein the local energy source is movable, wherein the movable energy source is connected to the positioning system, and where the positioning system provides a plurality of positions of the bonding pads to locate the movable Energy source. 2 1. The system according to item 15 of the scope of patent application, including: a mosaic mask placed between the energy source and the plurality of welding bumps, wherein the mosaic mask includes a plurality of cutouts corresponding to the plurality of welding bumps Area, with -19- (4) (4) 200421501 and the localization of the energy source to each welding bump through each of the plurality of cut-out areas to heat each of the plurality of welding bumps to return Each of the plurality of solder bumps is soldered to each of the plurality of bonding pads without heating the entire wafer. 22. If the system in the scope of patent application No. 21, includes: a heat exchange element, connected to the mosaic mask and maintains the temperature of the mosaic mask. 23. If the system in the scope of patent application No. 1, further includes: a substrate, The wafer is a flip-chip, and the solder bump is placed between the substrate and the flip-chip. 24. The system of claim 23, wherein the bonding pad includes a plurality of bonding pads, and the solder bump includes a plurality of solder bumps. 25. If the system of the scope of application for patent No. 24, further includes: a mosaic mask placed between the energy source and the plurality of welding bumps, wherein the mosaic mask includes a plurality of cut-out areas corresponding to the plurality of welding bumps, And wherein the energy source is localized to each of the welding bumps through each of the plurality of cut-out regions to heat each of the plurality of welding bumps to re-weld each of the plurality of welding bumps to the plurality of welding bumps Bond each of the pads without heating the entire wafer. 26. The system according to item 25 of the patent application, further comprising: a sensor configured to scan the positioning mark on the substrate to position the mosaic mask. 27. If the system of the scope of application for patent No. 25, includes: a movable table, in which the flip chip is placed on the movable table, and the movable table in -20- (5) (5) 200421501 according to the mosaic cover Hood to move the flip chip. 28. The system according to item 27 of the patent application scope, further comprising: a sensor configured to adjust the movement of the substrate according to a flip chip. 2 9. The system according to item 27 of the scope of patent application, including: a heater placed on a movable table to heat the flip chip, wherein the heater heats the flip chip below a plurality of solder bumps on the flip chip The melting point of the block. 30 • The system according to item 25 of the scope of patent application, including: Lu sealed chamber, in which the flip chip is placed in the sealed chamber, and the mosaic mask is placed outside the sealed chamber. 31. The system of claim 30, wherein the sealed chamber includes upper glass components. 3 2. According to the system of claim 30 in the scope of patent application, wherein the sealed chamber is provided with blunt gas, the oxidation of the plurality of welding bumps can be prevented when the plurality of welding bumps are rewelded, and the plurality of welding bumps are in After reflow, the sealed chamber is filled with cooling gas. # 3 3. According to the system of claim 25, wherein the plurality of solder bumps are located on the flip chip and the plurality of bonding pads or solder bumps are located on the substrate, wherein the flip chip is mounted on the flip chip through a mosaic mask. The plurality of solder bumps are heated to a temperature higher than the melting point of the plurality of solder bumps on the flip chip, and when the temperature of the plurality of solder bumps on the flip chip is higher than the plurality of solder bumps on the flip chip At the melting point temperature, the plurality of bonding pads or solder bumps on the substrate are in contact with the solder bumps on the flip chip. -21-(6) (6) 200421501 34. If the system of the scope of application for the patent No. 33, further includes: a movable table, wherein the flip chip is placed on a movable table, wherein the movable table will flip the chip from The first position lower than the mosaic mask is moved to the second position lower than the substrate, wherein when the flip chip is located in the first position, a plurality of solder bumps on the flip chip are heated, and when the flip chip is When in the second position, the plurality of bonding pads or solder bumps on the substrate are in contact with the solder bumps on the flip chip. 3 5 · If the system of item 33 of the patent application scope, wherein the flip chip 隹 remains stationary, in which the inlay mask and the energy source are moved to the flip chip to heat the plurality of solder bumps in the flip chip, And the substrate is moved next to the flip chip so that the plurality of bonding pads or solder bumps on the substrate are in contact with the solder bumps on the flip chip. 3 6 · If the system of the scope of patent application No. 35, it further includes: Automatic loading control device connected to the substrate. 37 • The system according to item 23 of the patent application scope, wherein the substrate is a printed circuit board or card. Rev. 38 · The system according to item 1 of the scope of patent application, further comprising: a layer having a low dielectric constant in the wafer, wherein a bonding pad is placed on the layer. 3 9 · —A method of electronically bonding a solder wafer, the method including the following steps: localizing an energy source to a solder bump without actually contacting the solder bump; and using a local energy source to heat the solder bump, Solder the bumps -22- (7) (7) 200421501 to the bonding pads on the wafer by re-soldering without heating the entire wafer. 40. The method of claim 39 in the scope of patent application, further comprising: before heating the solder bump, positioning the solder bump and wiring on the bonding pad, wherein the local energy source heats the solder bump on the bonding pad to form a wiring connection to Bonding pad. 4 2. The method according to item 40 of the scope of patent application, wherein heating the solder bumps comprises: heating the solder bumps of the connection wiring; and φ positioning the solder bumps of the connection wiring on the bonding pad to form a wiring connection to the bonding pad . 43. The method of claim 40, further comprising: using a local energy source to heat the bonding pads without heating the entire wafer; positioning the heated solder bumps on the heated bonding pads to form wiring connections to the bonding pads. 4 4. The method according to item 43 of the scope of patent application, wherein the local energy source includes: φ the first energy source is localized to the welding bump; and the first energy source is localized to the bonding pad. 45 · The method according to item 43 of the scope of patent application, wherein the local energy source is movable, and further includes: moving the movable local energy source to the welding bump; using the movable local energy source to heat the welding bump; Moving the local energy source to the bonding pad; and heating the bonding pad with the movable local energy source. -23- (8) (8) 200421501 46. If the method of applying for the item 43 of the patent scope, further includes: using a local energy source to melt the wetting layer formed on the bonding pad. 47. The method of claim 39, wherein the welding bump is placed on the bonding pad before the welding bump is heated using a local energy source. 48. The method according to item 47 of the scope of patent application, further comprising: after heating the solder bump using a local energy source, connecting and wiring to the solder bump. 49. The method of claim 48, wherein the local energy source heats the wiring and the solder bump, and then connects the heated wiring with the heated solder bump to form a wiring connection with the bonding pad. 50. The method of claim 49, wherein the local energy source includes: localizing the first energy source to the wiring; and localizing the first energy source to the solder bump. 51. The method according to item 49 of the scope of patent application, wherein the local energy source is movable, and further includes: moving the movable local energy source to the wiring; heating the wiring using the movable local energy source; moving the movable local energy Source to the solder bump; and use a movable local energy source to heat the solder bump. 52. The method according to item 49 of the patent application, further comprising: using a local energy source to melt a wetting layer formed on the bonding pad. 53. The method of claim 39, wherein the bonding pad includes a plurality of bonding pads, and the solder bump includes a plurality of solder bumps. -24- (9) (9) 200421501 5 4 · The method according to item 53 of the patent application range, wherein the local energy source includes a plurality of energy sources, and each of the plurality of energy sources is localized to a plurality of welds Each of the bumps is to heat each of the plurality of solder bumps, and to resolder each of the plurality of solder bumps to each of the plurality of bonding pads without heating the entire wafer. 5 5 · The method according to item 53 of the patent application range, wherein the local energy source is movable, and the movable energy source is moved between each of the plurality of welding bumps to heat the plurality of welding bumps. Each of the plurality of soldering bumps is soldered to each of the plurality of bonding pads without heat by heating the entire wafer. 56. The method according to item 53 of the patent application, which includes: using a movable table to move the wafer so that each welding bump is placed at an adjacent energy source to heat each of the plurality of welding bumps to return Each of the plurality of solder bumps is soldered to each of the plurality of bonding pads without heating the entire wafer. 5 7. The method according to item 53 of the patent application scope, further comprising: φ positioning a plurality of bonding pads using a positioning system. 5 8 · The method according to item 57 of the scope of patent application, wherein the local energy source is movable, wherein the movable energy source is connected to the positioning system, and where the positioning system provides a plurality of positions of the bonding pads to locate the movable Energy source. 59. The method according to item 53 of the scope of patent application, wherein localizing the energy source includes: through each of a plurality of cut regions in a mosaic mask, enabling -25 · (10) (10) 200421501 The source is localized to each solder bump to heat each of the plurality of solder bumps, and back solder each of the plurality of solder bumps to each of the plurality of bonding pads without heating the entire wafer. . 60. The method of claim 59, further comprising: using a heat exchange element to maintain the temperature of the mosaic mask. 61. The method of claim 39, wherein the wafer is a flip chip, and wherein the solder bump is placed between the substrate and the flip chip. 6 2. The method of claim 61, wherein the bonding pad includes a plurality of bonding pads, and the solder bump includes a plurality of solder bumps. 63. The method according to item 62 of the patent application scope, wherein localizing the energy source includes: localizing the energy source to each welding bump through each of the plurality of cut-out regions in the mosaic mask, so that Each of the plurality of solder bumps is heated to re-solder each of the plurality of solder bumps to each of the plurality of bonding pads. 64 · If the method of the scope of patent application 63, the method includes: # Scan the positioning mark on the substrate with a sensor to locate the mosaic mask. 65 · If the system of the scope of the patent application 63 method, the method includes: The mobile table moves the flip chip relatively according to the mosaic mask, wherein the flip chip is placed on the movable table. 66. If the method according to item 65 of the patent application, the method further comprises: using a sensor to relatively adjust the movement of the substrate according to the flip chip. 67. If the method of applying for item 65 of the patent scope includes: -26- (11) (11) 200421501 Use a heater placed on a movable table to heat the flip chip below a number of The melting point temperature of the solder bump. 68. The method of claim 63, wherein the flip chip is placed in a sealed chamber, and the mosaic mask is placed outside the sealed chamber. 69. The method of claim 68, wherein the sealed chamber includes a glass upper part. 7 〇. The method according to item 68 of the patent application scope, further comprising: 'introducing passivated gas into the sealed chamber before the plurality of welding bumps have been re-welded to prevent oxidation of the plurality of welding bumps; and After the bumps have been re-soldered, the cooling gas is introduced into the sealed chamber. 7 1. The method of item 63 of the patent application, wherein heating the solder bumps includes: through a mosaic mask, welding a plurality of flip-chip wafers The bumps are heated above the melting point temperature of the plurality of solder bumps on the flip chip; and when the temperature of the plurality of solder bumps on the flip chip is higher than the melting temperature of the plurality of solder bumps on the flip chip, A plurality of bonding pads or solder bumps on the substrate are contacted with a plurality of solder bumps on the flip chip. 72. The method according to item 71 of the patent application, further comprising: using a movable table to move the flip chip from a first position lower than the mosaic mask to a second position lower than the substrate, wherein when the flip chip is located at In the first position, the plurality of solder bumps on the flip chip are heated, and when the flip chip is in the second position, the plurality of bonding pads or solder bumps on the substrate and the plurality of solder bumps on the flip chip are heated. The solder bumps are in contact. -27- (12) (12) 200421501 73. The method of claim 71 in the scope of patent application, including: keeping the flip-chip still; moving the mosaic mask and energy source beside the flip-chip to heat the flip-chip A plurality of solder bumps in the wafer; and moving the substrate to the flip chip so that the plurality of bonding pads or solder bumps on the substrate are in contact with the solder bumps on the flip chip. 7 4. The method according to item 73 of the patent application scope, wherein the substrate is moved using a loading automatic control device connected to the substrate. 7 5. The method according to item 61 of the patent application, wherein the substrate is a printed circuit board or card. 76. The method according to item 39 of the patent application scope, further comprising: a layer having a low dielectric constant in the wafer, wherein the bonding pad is placed on the layer. -28-
TW092135994A 2002-12-18 2003-12-18 Localized reflow for wire bonding and flip chip connections TW200421501A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US43447402P 2002-12-18 2002-12-18

Publications (1)

Publication Number Publication Date
TW200421501A true TW200421501A (en) 2004-10-16

Family

ID=32682050

Family Applications (1)

Application Number Title Priority Date Filing Date
TW092135994A TW200421501A (en) 2002-12-18 2003-12-18 Localized reflow for wire bonding and flip chip connections

Country Status (3)

Country Link
AU (1) AU2003303155A1 (en)
TW (1) TW200421501A (en)
WO (1) WO2004057648A2 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105518888A (en) * 2015-09-09 2016-04-20 歌尔声学股份有限公司 Method for repairing micro-LED, manufacture method, device and electronic device

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
TWI698964B (en) * 2019-03-15 2020-07-11 台灣愛司帝科技股份有限公司 Chip fastening structure and chip fastening apparatus

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4955523A (en) * 1986-12-17 1990-09-11 Raychem Corporation Interconnection of electronic components
US4926022A (en) * 1989-06-20 1990-05-15 Digital Equipment Corporation Laser reflow soldering process and bonded assembly formed thereby
US5946553A (en) * 1991-06-04 1999-08-31 Micron Technology, Inc. Process for manufacturing a semiconductor package with bi-substrate die
US5985693A (en) * 1994-09-30 1999-11-16 Elm Technology Corporation High density three-dimensional IC interconnection
US5731244A (en) * 1996-05-28 1998-03-24 Micron Technology, Inc. Laser wire bonding for wire embedded dielectrics to integrated circuits
US6082610A (en) * 1997-06-23 2000-07-04 Ford Motor Company Method of forming interconnections on electronic modules
US6258627B1 (en) * 1999-01-19 2001-07-10 International Business Machines Corporation Underfill preform interposer for joining chip to substrate
JP2001077524A (en) * 1999-09-03 2001-03-23 Fujitsu Ltd Method and device for reflow soldering
US6426241B1 (en) * 1999-11-12 2002-07-30 International Business Machines Corporation Method for forming three-dimensional circuitization and circuits formed
JP2002151534A (en) * 2000-11-08 2002-05-24 Mitsubishi Electric Corp Method for forming electrode and semiconductor device and substrate for use therein
US6458623B1 (en) * 2001-01-17 2002-10-01 International Business Machines Corporation Conductive adhesive interconnection with insulating polymer carrier

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN105518888A (en) * 2015-09-09 2016-04-20 歌尔声学股份有限公司 Method for repairing micro-LED, manufacture method, device and electronic device
WO2017041253A1 (en) * 2015-09-09 2017-03-16 Goertek. Inc Repairing method, manufacturing method, device and electronics apparatus of micro-led
CN105518888B (en) * 2015-09-09 2018-06-12 歌尔股份有限公司 Restorative procedure, manufacturing method, device and the electronic equipment of micro- light emitting diode
US10170665B2 (en) 2015-09-09 2019-01-01 Goertek.Inc Repairing method, manufacturing method, device and electronics apparatus of micro-LED

Also Published As

Publication number Publication date
AU2003303155A8 (en) 2004-07-14
WO2004057648A3 (en) 2005-02-17
AU2003303155A1 (en) 2004-07-14
WO2004057648A2 (en) 2004-07-08

Similar Documents

Publication Publication Date Title
EP1386356B1 (en) Fluxless flip chip interconnection
US5090609A (en) Method of bonding metals, and method and apparatus for producing semiconductor integrated circuit device using said method of bonding metals
EP1374297B1 (en) Flip chip interconnection using no-clean flux
TWI610411B (en) Laser assisted bonding for semiconductor die interconnections
US7332424B2 (en) Fluxless solder transfer and reflow process
JP4817418B2 (en) Circuit device manufacturing method
TWI579936B (en) Method of manufacturing electronic device, and electronic component mounting device
US20080153210A1 (en) Electronic assembly having an indium wetting layer on a thermally conductive body
US7833831B2 (en) Method of manufacturing an electronic component and an electronic device
JPH0810716B2 (en) Electronic package
TW201027644A (en) In-situ melt and reflow process for forming flip-chip interconnections and system thereof
JP2001110957A (en) Method for manufacturing power semiconductor module
JP4765098B2 (en) Semiconductor device and manufacturing method thereof
JP2010118534A (en) Semiconductor device and method of manufacturing same
JP4877046B2 (en) Semiconductor device and manufacturing method thereof
TW200421501A (en) Localized reflow for wire bonding and flip chip connections
JP4812429B2 (en) Circuit device manufacturing method
JPH06163634A (en) Method of installation of flip chip semiconductor device
JP2851779B2 (en) Electronic component mounting method
JP4952527B2 (en) Semiconductor device manufacturing method and semiconductor device
JPH0983128A (en) Junction structure of semiconductor module
JP3733775B2 (en) Projection electrode forming device
JPH07263469A (en) Semiconductor device
JP2006032447A (en) Semiconductor device and manufacturing method therefor
JP2005259925A (en) Mounting method