SU911501A2 - Exchange control device - Google Patents

Description

(5+) - EXCHANGE MANAGEMENT DEVICE

The invention relates to computing and can be used in control devices for the exchange of information between computers and external devices. According to the main author. St. No 7328 2 knows an exchange control device comprising an interface unit connected to the first input and output, respectively, to the first output and j input of the readiness sign storage unit, the second input and output respectively to the subscriber's input and output information highways, and the output to the information highway of the processor, the block of microinstructions connected by the first and second inputs - the outputs, respectively, to the highways of the control signals of the processor and subscribers, the first output to the input of the counter but Subscriber ers, the output of which is connected to the first input of the readiness signs storage unit and the subscribers' address line, the readiness register, the first input of which is connected to the second output of the readiness signs storage unit, the third input and output of which are respectively connected to the second output and input of the microcommand block, and the block readiness control, including a control node connected by a group of outputs and a group of inputs, respectively, to a group of inputs and a group of outputs of a time counter, the first output of the control node under The key is connected to the first input of the microinstructions unit, the third output of which is connected to the control input of the readiness register, the first and second outputs of which are connected respectively to the first and second inputs of the control node and the source and receiver 1 readiness arrays. The disadvantage of the atoro device is low throughput, since, as a control interval, the exchange duration is 39

There is a constant not less than the duration of the exchange between the two slowest external devices (subscribers). At the same time, each exchange is characterized by - in the general case, different durations. As a result, the time delay for the termination of unsuccessful exchanges exceeds the required interval and the device is idle,

The purpose of the invention is to increase the capacity of the device.

The goal is achieved by the fact that a block of registers of control values is entered into the device, the first, second and third inputs of which are connected respectively to the first input and output of the storage of readiness signs, the third input to the fourth output of the microcoman and the output to the time counter input.

The drawing shows a block diagram of an exchange control device.

The device contains a block 1 mate., A block of 2 micro-commands, a counter of 3 Moment numbers., A block k of readiness signs, a register 5 of readiness, a block 6 of readiness, a block 7 of registers of control values, an address trunk 8 subscribers, a highway 9 readiness of the source, receiver readiness highway 10, subscriber control signal trunk 11, information lines 12 and 13 subscribers, external devices (J 1 subscribers, first exit 15 of the readiness register, first output 16 of block 4, information highway 17 litter, line 18 actuating signal processor, the control unit 19 and the counter 20 controlling the unit time 6 readily.

Interface unit 1 performs electrical matching of the processor information highway with the subscribers information highway.

Block 2 of microinstructions controls the operation of all nodes of the device, sets the address scanning mode, and also generates service signals accompanying the information during the exchange. The 3 subscriber number counters are designed to generate subscriber addresses. The readiness sign storage unit k carries out the storage of the characteristics characterizing the conditions and exchange modes.

14

on each program. The readiness register 5 is designed to issue readiness signals and maintain them throughout the entire exchange operation. The readiness control unit 6 determines the type of exchange operation, controls the progress of the exchange operation, determines the starting and ending point of it. Block

"

7 control value storage registers are intended for storing and issuing a valid exchange time for each program.

The device works as follows.

All exchange programs and, accordingly, subscribers are assigned certain addresses (numbers). Each external device exchanges information on one or several programs. There are two exchange operations: exchange I, exchange. AT . operations exchange 1 is the exchange of information between the subscriber and the processor; in operations such as exchange II, two subscribers exchange information between themselves, mine the processor. Each exchange program is assigned a two-bit number, one bit — GP (receiver readiness for exchange), the second bit — GI (source readiness for exchange). The signs of the HU and HI of each program are stored in the readiness readings block, and their recording and erasing is performed by the processor commands in the execution of the working nporpaf M.

Claims (2)

At the command of block 2 microinstructions, the counter 3 subscriber numbers sequentially generates the numbers of subscribers that arrive on trunk 8, in block 4 of readiness signs and in block 7 of registers of control values. By the number, the signs of GI and GP of this program are recorded in the storage unit of readiness signs, which, after the control, are recorded in the register 5 gotob. From the output of the register 5, the signals GI and GP enter the bus lines 9 and 10. The highway 9 receives the signals GI from all sources of information of the system, the highway 10 signals GP. The subscriber 14, who identifies the address, when ready to make an exchange, exposes on the highways 9 and 10 the corresponding readiness sign. In readiness control unit 6, the presence of readiness is analyzed and signals are generated for the exchange operation or the end of the exchange, which are received in block 2. The condition for the start of the exchange type L is a single time presence of GI signals at you 15 of the readiness register 5 and the HPS signal to trunk 10, or the signal of the GP at the output of the subscriber and the signal GI on the highway 9 "When receiving from the block 6 of the operation signal exchange 1, block 2 generates a signal AP (auto-breaks), through which the process proceeds to the exchange programs. Simultaneously, at the command of block 2 from block 7 of the control value storage registers, the readiness control block 6 receives the exchange time for the exchange program. The number of the exchange program from the output 16 of the readiness block k is fed into the block, 7 to select the corresponding constant and through block t to the processor to run the corresponding exchange program. After the exchange is completed, subscriber 1 removes the readiness signal on trunk 9 or 10, after which block 6 generates a signal. The end of the exchange enters the block 2. The latter sets register 5 to O and generates a command for counter 3 to continue scanning addresses. Perhaps the end of the exchange on the initiative of the processor. In this case, the command enters via highway 18 to block 2 of microinstructions, which sets register O to O. Removing the signal from the GI or HU at the outputs 15 of register 5 is also a condition for generating block 6 to generate the signal End of Exchange. Received information from the system trunk 12 via block 1 via trunk 17 enters the processor, or when transmitted from trunk 17 via block 1 is transmitted from the processor to trunk 13 and then to the receiving subscriber 1. The service signals accompanying the information are generated in block 2 by fWKpo commands and they come from the main side to trunk 11, and on the other hand, via trunk 18 to the processor. In the system, a variant is possible when two external devices are implemented; information is exchanged directly without the processor, In this case, the signs of the HH and HY characterizing the corresponding block exchange program have a zero value. The subscriber transmitting the information presses the GI signal on trunk 9 and the subscriber receiving the GPR signal on trunk 10. When the GI and GP are simultaneously present on highways 9 and 10, the readiness control unit 6 generates a signal to start operation exchange II, which enters block 2 microinstructions. In this case, the address scan stops. But in block 2, no signal AP is generated for the processor and service signals accompanying the operation. Subscribers exchange information using common lines 12 and 13 and control signal lines 11. After the exchange is completed (removing one of the GI and HU signals on highways 9 and 10), block 6 generates a signal - the end of the exchange and goes to the next number. The readiness control unit 6 monitors the time of establishing the connection (from the moment the address arrives on the address highway to the moment the signal forms for the start of the exchange operation) and the duration of the exchange operation itself. If the external device is not ready for exchange, then after a certain time after issuing the address, block 6 generates a signal to go to the next address. In practice, the time to control the establishment of a link is set so that it is longer than the total time of delays in order to transmit readiness signals. If starting with the exchange operation lasts more than a certain specified time interval, block 6 also generates a transition signal to the next address. Each exchange operation is characterized by its critical exchange time (if the exchange time exceeds a critical value, then the exchange operation loses its meaning, or it must be interrupted, and the remaining information should be transmitted in the next cycle). At the beginning of the exchange operation on command from block 2 microinstructions from block 7, the critical time code is received, which is written to the estimator 20. The program number for which the critical time code 7 is selected from the block of control values enters this block from output 16 of the readiness sign storage unit with the transfer of the exchange program number to the processor. The 3 ° record of the codes of the critical time in block 7 is carried out according to the instructions of the processor and is carried out both once (for example, after power is turned on) and during the functioning of the system depending on certain conditions. The processor when recording information in block D can simultaneously record in block 7 and by the critical time of exchange a given program. Block 7 can be executed, for example, in the form of a group of registers, before allowing access to any of the registers (write, read) at the address (register number). The number of registers in such a buffer storage device is equal to the maximum number of exchange programs stored in the system, and the size of the registers is determined by the sampling time and the maximum value of the critical exchange time in the system. 18 Thus, due to the possibility of adaptive control of the duration of the exchange operation for each program implemented in the system, the downtime and the increased throughput of the proposed device are reduced. Claims of Exchange Control Device St. No. 7328 2, characterized in that, in order to increase capacity, a block of control value storage registers is entered into it, the first and second inputs of which are connected respectively to the first input and output of the readiness indication storage unit, the third input to the fourth output of the microinstructions block, and the output is to the input of the time counter. Sources of information, taking into account during the examination 1. USSR Author's Certificate No. 7328 2, cl. G 06 F 3 / OD, 1977 (prototype).