SU732864A1 - Сумматор кодов фибоначчи - Google Patents

Сумматор кодов фибоначчи Download PDF

Info

Publication number
SU732864A1
SU732864A1 SU762432391A SU2432391A SU732864A1 SU 732864 A1 SU732864 A1 SU 732864A1 SU 762432391 A SU762432391 A SU 762432391A SU 2432391 A SU2432391 A SU 2432391A SU 732864 A1 SU732864 A1 SU 732864A1
Authority
SU
USSR - Soviet Union
Prior art keywords
input
output
bit
signal
adder
Prior art date
Application number
SU762432391A
Other languages
English (en)
Russian (ru)
Inventor
Алексей Петрович Стахов
Original Assignee
Таганрогский радиотехнический институт им.В.Д.Калмыкова
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Таганрогский радиотехнический институт им.В.Д.Калмыкова filed Critical Таганрогский радиотехнический институт им.В.Д.Калмыкова
Priority to SU762432391A priority Critical patent/SU732864A1/ru
Priority to US05/861,412 priority patent/US4159529A/en
Priority to FR7738258A priority patent/FR2375655A1/fr
Priority to DD77202802A priority patent/DD136317A1/xx
Priority to DE19772756832 priority patent/DE2756832A1/de
Priority to PL1977203158A priority patent/PL109971B1/pl
Priority to JP15500877A priority patent/JPS53101242A/ja
Priority to CA293,680A priority patent/CA1103807A/en
Priority to GB53430/77A priority patent/GB1565460A/en
Application granted granted Critical
Publication of SU732864A1 publication Critical patent/SU732864A1/ru

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Complex Calculations (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Logic Circuits (AREA)
SU762432391A 1976-12-22 1976-12-22 Сумматор кодов фибоначчи SU732864A1 (ru)

Priority Applications (9)

Application Number Priority Date Filing Date Title
SU762432391A SU732864A1 (ru) 1976-12-22 1976-12-22 Сумматор кодов фибоначчи
US05/861,412 US4159529A (en) 1976-12-22 1977-12-16 Fibonacci code adder
FR7738258A FR2375655A1 (fr) 1976-12-22 1977-12-19 Additionneur de codes de fibonacci
DD77202802A DD136317A1 (de) 1976-12-22 1977-12-20 Addierer fuer fibonacci-kodes
DE19772756832 DE2756832A1 (de) 1976-12-22 1977-12-20 Addierer fuer fibonacci-codes
PL1977203158A PL109971B1 (en) 1976-12-22 1977-12-20 Fibonacci code adder
JP15500877A JPS53101242A (en) 1976-12-22 1977-12-22 Fibonacci code adder
CA293,680A CA1103807A (en) 1976-12-22 1977-12-22 Fibonacci code adder
GB53430/77A GB1565460A (en) 1976-12-22 1977-12-22 Fibonacci code adders

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU762432391A SU732864A1 (ru) 1976-12-22 1976-12-22 Сумматор кодов фибоначчи

Publications (1)

Publication Number Publication Date
SU732864A1 true SU732864A1 (ru) 1980-05-05

Family

ID=20687540

Family Applications (1)

Application Number Title Priority Date Filing Date
SU762432391A SU732864A1 (ru) 1976-12-22 1976-12-22 Сумматор кодов фибоначчи

Country Status (9)

Country Link
US (1) US4159529A (cg-RX-API-DMAC10.html)
JP (1) JPS53101242A (cg-RX-API-DMAC10.html)
CA (1) CA1103807A (cg-RX-API-DMAC10.html)
DD (1) DD136317A1 (cg-RX-API-DMAC10.html)
DE (1) DE2756832A1 (cg-RX-API-DMAC10.html)
FR (1) FR2375655A1 (cg-RX-API-DMAC10.html)
GB (1) GB1565460A (cg-RX-API-DMAC10.html)
PL (1) PL109971B1 (cg-RX-API-DMAC10.html)
SU (1) SU732864A1 (cg-RX-API-DMAC10.html)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
SU840891A1 (ru) * 1978-05-15 1981-06-23 Винницкийполитехнический Институт Параллельный сумматор кодов фибоначчи
EP0754373B1 (en) * 1995-02-03 2001-06-06 Koninklijke Philips Electronics N.V. Encoding arrangement for encoding a sequence of (n-1)-bit information words into a sequence of n-bit channel words, and a decoding arrangement for decoding a sequence of n-bit channel words into a sequence of (n-1) bit information words
US6934733B1 (en) * 2001-12-12 2005-08-23 Lsi Logic Corporation Optimization of adder based circuit architecture
CN112787658B (zh) * 2020-12-31 2022-12-13 卓尔智联(武汉)研究院有限公司 基于斐波那契进制的逻辑运算电路
US12511123B2 (en) * 2022-10-28 2025-12-30 Jun Zhou Fast carry-calculation oriented redundancy-tolerated fixed-point number coding for massive parallel ALU circuitry design in GPU, TPU, NPU, AI infer chip, CPU, and other computing devices

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1547633A (fr) * 1967-10-16 1968-11-29 Labo Cent Telecommunicat Circuit d'addition de nombres binaires provenant du codage non linéaire de signaux

Also Published As

Publication number Publication date
US4159529A (en) 1979-06-26
PL203158A1 (pl) 1978-12-18
FR2375655A1 (fr) 1978-07-21
JPS53101242A (en) 1978-09-04
JPS573100B2 (cg-RX-API-DMAC10.html) 1982-01-20
CA1103807A (en) 1981-06-23
PL109971B1 (en) 1980-06-30
FR2375655B1 (cg-RX-API-DMAC10.html) 1980-08-22
GB1565460A (en) 1980-04-23
DD136317A1 (de) 1979-06-27
DE2756832A1 (de) 1978-07-06

Similar Documents

Publication Publication Date Title
EP0585619B1 (en) Method of detecting zero condition of arithmetic or logical computation result, and circuit for same
Taylor Radix 16 SRT dividers with overlapped quotient selection stages: A 225 nanosecond double precision divider for the S-1 Mark IIB
US4918636A (en) Circuit for comparing a plurality of binary inputs
SU732864A1 (ru) Сумматор кодов фибоначчи
TW538372B (en) Zero digital sum value control device and method
US4891782A (en) Parallel neural network for a full binary adder
US4380051A (en) High speed digital divider having normalizing circuitry
JP2766133B2 (ja) パラレル・シリアル・データ変換回路
US4276608A (en) Fibonacci p-code parallel adder
US5268858A (en) Method and apparatus for negating an operand
EP0571694B1 (en) Fast adder chain
US3496344A (en) Statistical variance component analysis of sheet materials and the like using frequency-domain filter techniques
US3496345A (en) Parallel coded serial digit adder with advanced carry recognition
SU809169A1 (ru) Арифметическое устройство
US5544085A (en) Fast adder chain
JPS5899836A (ja) エンコ−ダ回路
US6516330B1 (en) Counting set bits in data words
JP2991788B2 (ja) 復号器
SU696452A1 (ru) Последовательный сумматор
Vai et al. Real-time maximum value determination on an easily testable VLSI architecture
SU1310808A1 (ru) Комбинационный сумматор
SU577528A1 (ru) Накапливающий сумматор
SU1667052A1 (ru) Комбинационный сумматор кодов Фибоначчи
EP0207462A2 (en) Comparator circuit
SU1141422A2 (ru) Устройство дл определени фазы спектральных составл ющих исследуемого сигнала