SU1566486A1 - Converter of codes with irrational positive base to codes with irrational negative base - Google Patents
Converter of codes with irrational positive base to codes with irrational negative base Download PDFInfo
- Publication number
- SU1566486A1 SU1566486A1 SU884463996A SU4463996A SU1566486A1 SU 1566486 A1 SU1566486 A1 SU 1566486A1 SU 884463996 A SU884463996 A SU 884463996A SU 4463996 A SU4463996 A SU 4463996A SU 1566486 A1 SU1566486 A1 SU 1566486A1
- Authority
- SU
- USSR - Soviet Union
- Prior art keywords
- register
- input
- fibonacci
- block
- information input
- Prior art date
Links
Landscapes
- Complex Calculations (AREA)
Abstract
Изобретение относитс к вычислительной технике. Цель изобретени - увеличение быстродействи преобразовател за счет уменьшени количества тактов суммировани . Преобразователь содержит регистр 5, в котором хран тс разр ды входного кода числа, соответствующие отрицательным весам выходного кодаThe invention relates to computing. The purpose of the invention is to increase the speed of the converter by reducing the number of cycles of summation. The converter contains a register 5 in which the bits of the input code of the number are stored, corresponding to negative weights of the output code.
сдвиговый регистр 6, в который записываетс содержимое регистра 5 и производитс сдвиг на один разр д вправоa shift register 6 in which the contents of register 5 are written and shifted one bit to the right
блок 8 приведени кодов Фибоначчи к минимальной форме, обеспечивающий получение максимальной формы кодовой комбинации, содержащейс в регистре 5. Блок 7 элементов запрета обеспечивает выполнение операции гашени единиц. Коммутатор 2 по командам блока 9 синхронизации обеспечивает подключение к входу регистра 5 выходов блока 7 элементов запрета, блока 8 приведени кодов Фибоначчи к минимальной форме и входа 1. Регистр 3 и фибоначчиевый сумматор 4 формируют выходной код. 3 ил., 2 табл.block 8 of converting Fibonacci codes to the minimum form, which ensures obtaining the maximum form of the code combination contained in register 5. Block 7 of the elements of the prohibition ensures the execution of the clearing of units. The switch 2 according to the commands of the synchronization unit 9 provides connection to the input of the register 5 of the output of the block 7 of the prohibition elements, the block 8 of casting Fibonacci codes to the minimum form and the input 1. The register 3 and the Fibonacci adder 4 form the output code. 3 dw., 2 tabl.
Description
еe
ойOh
реre
нойNoah
реre
нойNoah
реre
00110011
О 001010About 001010
О 000111About 000111
О 600010About 600010
О 000001About 000001
О 000000About 000000
0101010 00101010101010 0010101
О 01010About 01010
0001010 00001010001010 0000101
001001001001
0000010 000000 10000010 000000 1
000010000010
00000000000000
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU884463996A SU1566486A1 (en) | 1988-07-21 | 1988-07-21 | Converter of codes with irrational positive base to codes with irrational negative base |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SU884463996A SU1566486A1 (en) | 1988-07-21 | 1988-07-21 | Converter of codes with irrational positive base to codes with irrational negative base |
Publications (1)
Publication Number | Publication Date |
---|---|
SU1566486A1 true SU1566486A1 (en) | 1990-05-23 |
Family
ID=21391266
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SU884463996A SU1566486A1 (en) | 1988-07-21 | 1988-07-21 | Converter of codes with irrational positive base to codes with irrational negative base |
Country Status (1)
Country | Link |
---|---|
SU (1) | SU1566486A1 (en) |
-
1988
- 1988-07-21 SU SU884463996A patent/SU1566486A1/en active
Non-Patent Citations (1)
Title |
---|
Авторское свидетельство СССР № 960792, кл. Н 03 М 7/30, 1980. Авторское свидетельство СССР № 1462456, кл. Н 03 М 7/30, 18.08.87. * |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
SU662932A1 (en) | Fibonacci p-code-to-binary code converter | |
KR920006843A (en) | Semiconductor computing device | |
SU1566486A1 (en) | Converter of codes with irrational positive base to codes with irrational negative base | |
US4074262A (en) | Key input circuit | |
SU1283804A1 (en) | Sine-cosine function generator | |
SU1487195A1 (en) | Code converter | |
SU1367163A1 (en) | Binary serial code to unit-counting code converter | |
SU1309316A1 (en) | Parallel n-digit code-to-sequential code converter | |
SU1262530A1 (en) | Analog-digital device for calculating values of polynominal function | |
SU572781A1 (en) | Radix converter of binary-decimal numbers into binary numbers | |
SU401994A1 (en) | DEVICE FOR DETERMINATION OF MINORANT BINARY CODES | |
SU1709530A1 (en) | Code-to-frequency converter | |
SU1048469A1 (en) | Bcd number/binary number converter | |
SU615487A1 (en) | Function representing arrangement | |
SU1709368A1 (en) | Device for compressing analog information | |
SU1662004A1 (en) | Binary coded decimal to binary translator | |
SU1392620A1 (en) | Device for generating m-coded pulse sequence | |
SU943704A1 (en) | Binary to digital pulse code converter | |
SU1267624A1 (en) | Binary code-to-modular code converter | |
SU1125621A1 (en) | Translator from binary system to residual class system | |
SU1372625A1 (en) | Code converter | |
SU1084779A1 (en) | Translator from binary code to binary-coded decimal code | |
SU809552A1 (en) | Analogue value-to-fibonacci code converter | |
SU1062751A1 (en) | Device for converting signals from information-measuring system | |
SU1283978A1 (en) | Binary-coded decimal code-to-binary code converter |