SU1529211A1 - Information input device - Google Patents

Abstract

The invention relates to computing and can be used in multichannel information-measuring systems. The aim of the invention is to increase the reliability of the device. The device for input of information contains comparators 1, multiplexer 3, memory block 4, digital-to-analog converter 6, counters 2 and 7, control block 5, keys of the first and second groups 8 and 9. The device operates in two modes, during which in the first cycle of the device The input information is recorded in memory block 4, in the second cycle, which is less than the first cycle in duration, data is read from memory block 4. 1 hp f-ly, 2 ill.

Description

(21) 4286869 / 24-24

(22) 07.20.87

(46) 12/15/89. BULL. L 46

(71) INSTITUTE OF CYBERNETICS, IM V.M. Glushkova, Academy of Sciences of the Ukrainian SSR

(72) I. N. Nikolaichuk and B. L. and evchuk

(53) 681.327.8 (088.8)

(56) USSR Copyright Certificate No. 964625, cl. G 06 F 3/05, 1981. USSR Copyright Certificate No. 115I946, cl. G 06 F 3/05, 1983.

(54) DEVICE FOR INPUT OF INFORMATION

(57) Invention (relates to vii; healing techniques and. Can be used

in mnogokaialnyh. x information and measurement. x system. x. The aim of the invention is to increase the reliability of the device. The device for entering information contains co.parameters I, multiplexer 3, block of 4 units, digital-analogue converter 6, counters 2 and 7, block 5 of control, keys of the first and second groups 8 and 9. The device operates in two modes .x in which, in the first cycle of operation of the device, the input information is recorded in memory block 4, in the second cycle, which is shorter than the first cycle, data is read from memory block 4. I zp f-ly, 2 ill.

(L

sd o

with

ND

01 / e.

The invention relates to computing and can be used both together in the construction of high-performance systems for collecting and processing analog data using a computer, and separately, in the construction of multi-channel information-measuring systems.

The aim of the invention is to increase the reliability of the device.

FIG. 1 is a block diagram of an information input device; in fig. 2 is a block diagram of the control unit.

The device contains comparators 1. the first counter 2, the multiplexer 3, the memory block 4, the control block, the digital-to-analog converter 6, the second counter 7, the keys of the first and second groups 8 and 9. the inputs and outputs of the device 10-14.

The control unit 5 (phi, 2) contains the second element OR 15, the generator) 16 pulses, the trigger 17, the AND element 18. The first emit the OR 19, the first and second pulse formers 20 and 21.

The information input device operates as follows.

The analog inputs are fed to the input of the device 10. The inputs of the Comparators 1 are outputted to the digital converter; 1 of the converter 6. To reset the device, the signal is fed to the control input 11. The first and second counters are 2 and 7 respectively, trigger 7, control unit 5 is reset to the zero state. In this state, the signal from the first output of the trigger 17 is resolved (the care of the multiplexer 3, the memory block 4 on the write-read input is switched to the write mode, the operation of the keys 9 of the second controller is prohibited.

(lp per second from the third output three 17 (fourth output of the control unit)) the operation of the keys 8 of the first pyinuji is exhausted. After removing the signal from the control BXO; UI 1 1 device, the device 1) will lend to the operation under the action of a generator of 16 pulses. At the same time, the first and second counters, respectively, 2 and 7 work in the long run. 11more, the operation of the device is carried out over two cycles. In the first cycle, with a zero code, at the outputs of the second counter 7 and sequentially increasing the binary code of the first counter 2, the addresses of the unit 4 memory of the device and the switching channels of multiplexer 3 synchronously change. In each channel in which Un.x L Bbi.x cdsl a signal is generated from the output of the multiplexer 3, which is fed to the input of the control unit 5. In this way, pulse shaper 20 provides for the formation of a pulse signal that from the third high

the stroke of the control unit 5 is fed to the I / O control of the memory unit 4.

Thus, in the process of building a binary code in the second counter 7

happening nosledovage. ; write the codes of the measured values and the corresponding addresses of the memory block 4. The second cycle of operation of the HacTyiiaeT device at the moment of overflow is the second of the counter 7, at the transfer output of which an impulse is formed which throws the trigger 17 of the control unit 5 into a single state. In this case, the signals from the first and BTOpOi o vsds of trigger 17, respectively, prohibit the operation of multiplexer 3;

Cross: 1 block 4 of memory in read mode, enable operation of keys 9 of the second group and fix the operation of keys

8 the first g ruppa. In Yes.1, the data is read from all addresses of memory block 4 under the action of a generator

16) 1. b. uka 5 control before overflow of nepBoi o counter 2. Output information (data and addresses) is transmitted to lia external units from key outputs

9 second | |) uppa synchronously with the work of the 5th second formrig) cotton. 1 2 unit 11 pulses 5

 rights.1en.

From the input of the first counter 2 overflow through the second element 15 OR is fed to the second input of the trip-er

17 and puts it in the zero state. After this, the device goes back to

Direction of analog-digital conversion and recording of information in memory block 4.

Formulas and: 1 acquisition. -1.

Claims (2)

1. Device for information input, content comparators, first and second counters, 6; ioK control, digital data link and transmitter, mu; | multiplexer, c) 1 input shfroapalogonogo converter 0 is connected to the control inputs of the chambers, the inputs of KOTOpiiix are the information inputs of the drive. The input of the setup, the gloss setting is controlled by the control input of the device. ; The last output of the control unit is connected to S counting input nejJBoro counter, characterized by that. that, in order to ensure the reliability of the device, a memory block, the first and second groups of keys are entered into it, the outputs of the comparators are connected to the information inputs of the multiplexer, the output of which is connected to the recording input of the control unit, the second output of which is connected to the elastic inputs the multiplexer and the keys of the second group, and the input of the write-read block of the remote control unit, the third output of the control unit is connected to the control input of the memory unit, the fourth output of the control unit is connected to the control inputs of the keys of the first group. 0 the fifth output of the control unit is the control output of the device, the reset inputs of the counters are connected to the input of the initial installation of the control unit, the information outputs of the first counter are connected to the address inputs of the multiplexer and the memory block and information inputs of the first group of keys of the second group, the overflow output of the first counter is connected with the reset input of the control unit and the counting input of the second counter, the information outputs of which are connected to the information inputs of the keys of the first group, the outputs of which are connected Nena to data inputs-outputs unit memory DAC inputs and data inputs of the second group of keys of the second group, the outputs of which are the information device outputs a second counter overflow output connected to the input mode selection control unit. 2. The device according to claim 1. characterized in that the control unit comprises a pulse generator, the element And, the first and second BUT // /five sixteen S 77 L 0 five 0 the OR elements, the trigger, the first .h second formaker ipulse, the output of the pulse generator is connected to the first input of the AND element and is the first output of the block, the output of the AND element is connected to the first input of the first OR element whose output is connected with the input of the first pulse shaper and the first input of the second pulse shaper, the outputs of the first and second pulse shapers are the third and fifth output of the block, respectively, the second input of the first OR element is the record entry of the block, the first and second inputs of the second the OR element are respectively the inputs of the initial installation and reset of the block, the output of the second OR element is connected to the reset input of the trigger, whose installation input is the mode selection input of the control unit, the forward trigger output is connected to the second input of the 1st and And, The first is the second output of the block, the inverse output of the trigger is connected to the second input of the second pulse shaper, and in, quarter the output of the block. 1B 1B 21 one