SU1525922A1 - Device for remote monitoring of intermediate stations of communication system - Google Patents

Abstract

The invention relates to telecommunications. The purpose of the invention is to reduce the control time. The device contains at the transmitting part of the terminal station: a generator 1, a synchronization signal generator 2 and a transmission unit 3, at each intermediate station - a reception unit 4, registers 5 and 6, a comparison unit 7, a fault detector 8, a frequency divider 9, a decoder 10 sync signal, the code word sensor 11, the control pulse driver 12, the transmission unit 13 and the switch 14, at the receiving part of the terminal station receive unit 15, the control signal decoder 16, the memory block 17 and the display unit 18. This device provides detection of faulty products ezhutochnyh stations without detailing the type of faults. A reduction in monitoring time is achieved by reducing the length of the monitoring cycle, depending on the number of faults. The device according to claim 2 of the formula is characterized by the execution of the former 12, its scheme is given. 1 hp f-ly, 2 ill.

Description

SP

to eat

 ka

N9

ten

20

25

The invention relates to telecommunications and can be used for telecontrol of communication lines with intermediate stations installed on them.

The purpose of the invention is to reduce the control time.

Figure 1 shows the structural electrical circuit of the device proposed; Fig. 2 shows a functional electrical circuit of a control pulse former.

The device for telecontrol of the intermediate stations of the communication system is contained in the transmitting part of the terminal station, the generator 1, the synchronization driver 2, the transmission unit 3, on. intermediate station - reception unit 4, registers 5 and 6, comparison unit 7, alarm signal detector 8, frequency divider 9, decoder) 0 clock signal, code word sensor 11, control pulse driver 12, transfer unit 13 and switch 14, at the receiving part of the terminal station, a reception unit 15, a decoder 16 of control signals, a memory unit 17, a display unit 18.

The control pulse shaping 12 contains triggers 19-22, AND 23 and the OR element — NOT 2A.

The device works as follows.

At the transmitting part of the terminal station, the generator 1 generates a clock frequency signal, which is obtained by the clock, the clock signal generator 2 continuously generates a code word accepted as a clock signal, for example, 100 ... 0. In such a sync signal, the first symbol, different from the others, defines the boundary of code words. The remaining characters (all zeros) make the sync signal different from other code words used in the control, and the number of characters is determined by the number of faults detected. The transmission unit 3 inputs the sync signal into the telecontrol channel. Since for the transmission of telecontrol signals, various channels can be used, formed, for example, over phantom circuits, in the low-frequency part of the electrical spectrum.

thirty

35

40

45

50

cable information digital signal, etc., for each type of channel transmission unit 3 performs the corresponding conversion of the transmitted signal.

At the intermediate station, the reception unit 4 receives the signal transmitted by the transmission unit 3 and recovers the transmitted control signal and its clock frequency. From the information output of the reception unit 4, the control signal is recorded in register 5, advancing on its bits and from the output of the last bit is fed to register 6. The number of bits of the registers is equal to the size of the code words used. The clock inputs of registers 5 and 6 are supplied with a clock frequency signal from the clock output of the reception unit 4. Comparison unit 7 compares the contents of registers 5 and 6, has a high level output, if the word in register 6 is more than a word in register 5. Sync signal decoder 10 determines the presence of a sync signal in register 6, and a high level pulse appears at its output. This impulse establishes a divider 9, after which the divider 9 begins to form signals at the outputs in strictly defined phase relationships with filling the registers 5 and 6 with code words, with a period in length of one code word. The sensor 11 of the code word forms the code word, which is the number of the intermediate station, under the influence of the output signal of the divider 9. All station numbers begin with the character 1, the number of each subsequent station is greater than the previous one. The smallest code word is the sync signal.

In the absence of an accident at this intermediate station, a high level signal is present at the output of the detector 8. This signal is fed to the second input of the driver 12 of the control pulse and fed to the R input of the first trigger 19. As a result, a high signal level is forcibly set at the output of the first trigger 19 and a low level at the output of the OR-NO element. The fourth trigger 22 is located in the scrapers, along separate cable chains, 55 and is not able to go into the pause due to the spectral condensation of the optical cable, the amplitude modulation transmitted through the optical cable.

0

0

five

g

0

five

0

five

0

cable information digital signal, etc., for each type of channel transmission unit 3 performs the corresponding conversion of the transmitted signal.

At the intermediate station, the reception unit 4 receives the signal transmitted by the transmission unit 3 and recovers the transmitted control signal and its clock frequency. From the information output of the reception unit 4, the control signal is recorded in register 5, advancing on its bits and from the output of the last bit is fed to register 6. The number of bits of the registers is equal to the size of the code words used. The clock inputs of registers 5 and 6 are supplied with a clock frequency signal from the clock output of the reception unit 4. Comparison unit 7 compares the contents of registers 5 and 6, has a high level output, if the word in register 6 is more than a word in register 5. Sync signal decoder 10 determines the presence of a sync signal in register 6, and a high level pulse appears at its output. This impulse establishes a divider 9, after which the divider 9 begins to form signals at the outputs in strictly defined phase relationships with filling the registers 5 and 6 with code words, with a period in length of one code word. The sensor 11 of the code word forms the code word, which is the number of the intermediate station, under the influence of the output signal of the divider 9. All station numbers begin with the character 1, the number of each subsequent station is greater than the previous one. The smallest code word is the sync signal.

In the absence of an accident at this intermediate station, a high level signal is present at the output of the detector 8. This signal is fed to the second input of the driver 12 of the control pulse and fed to the R input of the first trigger 19. As a result, a high signal level is forcibly set at the output of the first trigger 19 and a low level at the output of the OR-NO element. The fourth trigger 22 is in the state 1, from its output to the input of the element And 23 a low level signal is given, and from the output of the element 23 and

one

the signal is low about the level at the first input of the switch 14, which is its control input. Under the influence of this signal, switch 14 passes a signal from the output of the last bit of register 5 to the output; no changes are made to the control signal at this station. The output signal of the switch 14 transmission block 13, similar to transmission block 3, injects a telecontrol into the channel towards the next station.

If there is an accident at this intermediate station, a low level signal appears at the output of the detector 8

n, so the work shaper 12

0

control pulses are not blocked. The pulses from the first output of the divider 9, arriving at the first input of the driver 12 of the control pulses and fed to the C inputs of the flip-flops 19 and 20, the flip-flops 19 and 20, respectively, output the signal of the depressor 10 of the sync signal and the output 25 of the flip-flop 21, appear low-block signal 7 comparisons. Reading the quarter, fourth trigger 22 prepared If the code word in register 6 is less than or equal to the word in register 5, a high level signal is present at the output of the second trigger 20, AND 23 opens, and a high level pulse at its output causes switching in the switch 14, the code word from the output of the code word sensor 11 is supplied to the output of the switch 14. During the next duration of the code word, a high level pulse is written 5 to the third trigger 21, this pulse causes the appearance of a low level at the output of the OR-NOT 24 element and a high one at the R input of the fourth trigger 22. The trigger 22 goes to the O state. , And element 23 is closed and through the switch 14 passes the signal from the output of the last bit of register 5. P1chachina with the next code word duration, at the output of the third

If the code word in register 6 is less than or equal to the word in register 5, a high level signal is present at the output of the second flip-flop 20, element 23 opens, and a high-level pulse at its output for the duration of the signal causes the switch to switch to output 14 the switch 14 is supplied with a code word from the output of the sensor 11 of the code word. During the next duration of the code word, a high level pulse is written to the third trigger 21, this pulse causes the appearance of a low level at the output of the OR-NOT 24 element and a high one at the R input of the fourth trigger 22. The trigger 22 goes to the state O, And 23 is closed, and a signal from the output of the last bit of register 5 passes through the switch 14. P1chachina with the next code word duration, at the output of the third

occurs at the moments of time when the whole code words are written in registers 5 and 6.

A kogpa in register 6 records the clock signal, a high level pulse from the output of the decoder 10 clock signal is recorded in the first trigger 19, and a low level signal appears at its output. If a low level is present at the output of the third flip-flop 21 for this duration of the code word, then a high-level signal is generated at the output of the OR-NOT 24 element, under which the fourth flip-flop 22 goes into state 1. Thus, the fourth flip-flop 22 detects the arrival of a sync signal.

The output of the second flip-flop 20 generates a low-level signal if, as a result of a comparison of code words in comparison block 7, it is established that the contents of register 6 are greater than the word recorded in register 5 (a high-level signal is generated at the output of comparison block 7 in this case). In this case, AND 23 is closed, from its output to the first input of the switch 14 a low level signal is applied, and during the current duration of the code word, the switch 14 passes the signal from the code of the last bit of register 5.

flax to fix the arrival of the next sync signal.

Thus, in the presence of an accident at the intermediate station, the occurrence of a sync signal is recorded; the clock signal is transmitted further, followed by all the incoming code words, if they are superior to the code word preceding each of them. As soon as the received code word does not exceed the previous one, the code word that is the number of this intermediate station is transmitted instead. After that, before the arrival of the new sync signal, all incoming code words are transmitted to the station.

For example, consider the output signals of intermediate stations with a different number of faults. Denote the code words as follows: C - clock; A1, A2, A3, ... ... are code words representing the number of intermediate stations from the first, second, third, etc. due to faults in the communication system, counted from the transmitting part of the terminal station.

Prior to the first malfunctioning intermediate station, a sequence of sync signals is transmitted: SSSSSS SSSS ....

At the output of the first, second, etc. intermediate stations having faults will be the following codeword sequences:. . . C L1 C Ai C A1 C A1 C A1 C

D1 C A1 C A1 C .. C A1 A1 A1 C A1 A1 A1 C A1 A2 A1 C A1 A2 A1 C ... C A1 A2 A3 C A1 A2 A3 C. A1 A2 A3 C A1 A2 A3 C ... C A1 A2 A3 AA A1 A2 A3 C A1 A2 A3 A4 A1 A2 A3 C ... C A1 A2 A3 A4 A5 A2 A3 C A1 A2 C .. . etc.

It can be seen that the cycle length in a sequence of code words is variable: one code word in the absence of faults, two in one fault, four in two and three faults, eight in the number of faults from four to seven, and so on.

From the transmission unit 13 of the last intermediate station, the sequence of code words formed in this way is supplied via the telecontrol channel to the reception unit 15 of the receiving part of the terminal station. The receiving unit 15 recovers the control signal from the signal transmitted via the telecontrol channel. From the control signal, the decoder 16 of the control signals extracts the signals carrying the information about the failed intermediate stations. This information is recorded in the memory block 17, from which output goes to the display unit 18 for display.

The reduction in monitoring time is especially great when monitoring the health of intermediate stations in communication systems when it is necessary to quickly detect faulty stations without detailing the type of faults, and the total number of faults is usually small.

The reduction in monitoring time is explained by the change in the monitoring cycle length depending on the number of faults. The WTO time, as in the known device, the monitoring cycle length is constant and is determined by the total number of intermediate stations. A reduction in the length of the monitoring cycle leads to a decrease in the update time at the receiving part of the terminal station of the fault information; information on newly occurring faults as well as on their elimination is displayed faster at the terminal station.

The change in the length of the cycna control is organized at intermediate stations.

x The change in cycle length is made in steps, the cycle length is a multiple of the power of 2 (1, 2, A, 8, etc. code words). Such a change in the length of the cycle provides a simple implementation of intermediate stations, low signal delay for them (only one word code).

The application of the proposed device does not require a reverse channel telecontrol.

As in the known device, the receiving part of the terminal station, depending on the configuration of the communication system, may be located either at the same terminal station, where the transmitting part, or at the opposite one. Two control circuits can be formed in the duplex communication system.

Claims (2)

1. Device for telecontrol 25 intermediate stations of the communication system, containing a serially connected generator, a clock generator and a transmission unit, the output 2Q of which is connected to the telecontrol channel, at each intermediate station - a reception unit, whose input is connected to the telecontrol channel , the information output is connected to the signal input of the first register, and the clock output is connected to the clock inputs of the first and second registers and frequency divider, the setup input of which is connected with the output of the sync signal decoder, the alarm signal detector and the transmission unit connected to the telecontrol channel, and at the receiving part of the terminal station - serially connected receiving unit connected to the telecontrol channel, control decoder, memory unit and display unit, characterized in that in order to reduce the monitoring time, a series-connected comparison unit, the inputs of which are connected to the bit outputs of the first and second registers, are introduced at each intermediate station; The controller and the switch, the output of which is connected to the input of the transmission unit, the sensor of the code word, the output of which is connected to the second input of the switch, the third input of which and the signal input of the second register are connected to the output of the last digit of the first register, the bit outputs of the second register are connected to the inputs of the detector clock signal, the output of which is connected to the second input of the control pulse generator, the main and fourth inputs of which are connected respectively to the output of the alarm signal detector and to the first output m frequency divider, the second output of which is connected to the input codeword sensor. 2. The device pop. 1, which differs in that the driver and the controls are made in the form of serially connected five 5922 the first trigger, the C input of which is connected to the C inputs of the second n of the third trigger, the lUIH-HE element, the fourth trigger, and the AND element whose output is the output of the control pulse shaper and is connected to the D input of the third trigger whose output is connected to another to the input of the element OR-IE and to the R-BXO of the fourth trigger, with the output of the second trigger connected to the other input of the AND element, and the D input of the second trigger, D, R, and C inputs of the first trigger are respectively / vym, second, third and fourth inputs of the imp driver control pulses. FIG. 2