SU1411947A1 - Pulse shaper - Google Patents

Abstract

The invention can be used in automation systems and instrumentation technology for processing short duration pulses. The invention makes it possible to increase the speed of the device, which is achieved by reducing the delay time of the output pulse relative to the input signal. The driver contains bus 1, demultiplexer 2, pulse counter 3, decoder 4, switch 5, trigger 6 and output bus 7. In the device, both the front and rear edges of the output pulses are delayed relative to the edges of the input pulses for the same extremely short time, necessary to pass the pulse through the switch and trigger the trigger 6, thereby eliminating the significant delay of these fronts and increasing the speed of the driver. 2 Il. l

Description

Vmd

g

Vshoz

% g

L

The invention relates to a pulse technique and can be used in automation systems and instrumentation technology for processing short pulses.

The purpose of the invention is to increase the speed by reducing the delay time of the output pulse relative to the input signal.

FIG. 1 shows an electrical functional diagram of the device in FIG. 2, timing diagrams explaining its operation.

The pulse shaper contains the bus 1 input, the demultiplexer 2, the pulse counter 3, the decoder 4, the switch 5, the trigger 6, the output bus 7, and the input bus 1 is connected to the information input of the demultiplexer 2, the first control input of which is connected to the output bus 7 and trigger output 6, the second control input with the switch output, the first output with the S input of the trigger 6, the second output with the counting input of the counter 3 pulses, and the third output with the R inputs of the trigger 6 and counter 3 impulses whose outputs are connected to the corresponding degaifratora 4 inputs, the outputs of which are connected to respective inputs of the switch 5,

The shaper works as follows,

In the initial state, the counter 3 impulses and the trigger 6 are set to zero, while the device input is connected via the demultiplexer / 2 to the input of the unit in the trigger unit 6. Using the switch 5, the first control input of the demultiplexer is connected Copa 2 with the output of the decoder, which determines the coefficient K for recalculation of the input pulses (the duration of the output pulse of the former is equal to the length of the time interval between the arrival times of the first and K-th pulses, and any pulse arriving at input d shaper, in its initial state).

The first pulse arriving at the input of the device passes through the demultiplexer 2 to the input of the installation in unit one of the trigger 6, set it to one, i.e. starting form

d

5 0 5 o

0

five

five

0

output pulse bath. Now the device input is connected via demultiplexer 2 to the counting input of the counter 3 pulses. The second and next input pulses of the device are counted by a counter of 3 pulses until the corresponding output of the decoder 4 operates. Now the input of the device is connected via demultiplexer 2 to the input of setting the counter of 3 pulses and trigger 6 to zero. Following the input pulse of the device returns it to the original state, while a single signal disappears at the forward output of flip-flop 6, i.e. the output pulse of the device ends.

In the future, the work cycle is repeated.

Both the leading and trailing edges of the output pulses are delayed relative to the edges of the input pulses for the same extremely short time required for the pulse to pass through the switch 1 and trigger the trigger 6, thus eliminating these fronts with a significant delay.

The presence of switch 5 makes it possible to regulate the value of K in the range from 2 to 2 (where n is the width of the counter of 3 pulses).

Claims (1)

Invention Formula A pulse shaper containing an input bus, a pulse counter, corresponding to the outputs of which are connected to the corresponding inputs of a depotfrarator, a trigger whose output is connected to an output bus, characterized in that, in order to speed by reducing the delay in the formation of output pulses relative to the input, a switch is inserted into it and a demultiplexer, the information input of which is connected to the input bus, the first output - with the S-input of the trigger, the second output - with the counting input of the counter, the third output with the R-inputs trigger and a counter, the first control input is with the output bus, and the second control input is with the output of the switch, the inputs of which are connected to the corresponding outputs of the decoder. 01G9.2