SU1282315A1 - Device for generating pulse sequences - Google Patents

Abstract

The invention relates to a pulse technique. The purpose of the invention is to increase the speed of the device (V). It is achieved by the fact that in Y for the formation of pulse sequences, containing a pulse generator 1 (I), counters 2, 4, 5 And, switch 3, delay element 6, trigger 7, output buses 8, 9, and pulse width control bus 10 ( UDI), entered shapers 14, 15 short AND, controlled shapers 12, 13 AND bus 11 UDI. In operation, the formation of a pulse sequence begins simultaneously with the arrival of single AND on the input buses 8, 9 Y, which ensures the minimum availability time, as well as the possibility of automatic adjustment of Y without destroying its operation. The invention can be used in automation, computer technology, as well as in information processing and conversion, 3 Il. about $ (L

Description

IND

00 Yu

oo sp

fpl / 8.f

The invention relates to a pulse technique and can be used in automation devices, computing equipment, as well as in information processing and conversion devices.

The aim of the invention is to increase the speed of the device by reducing the device availability time.

FIG. 1 shows a functional diagram of the device; Fig. 2 illustrates an exemplary embodiment of a controlled pulse generator; in fig. 3 - timing charts of the device.

A device for forming pulse sequences contains a generator of 1 pulses, the first counter of 2 pulses, the outputs of which through the switch 3 are connected to; information inputs of the second counting | 4ik 4 pulses, the third counter 5 pulses, delay element 6, trigger 7, the outputs of which are connected to the output buses 8 and 9 of the device, buses 10 and 11 control the pulse duration and pause between pulses, respectively, which are connected to the second inputs of the controlled formers 12 and 13 pulses, the first inputs of which are connected to the output of the pulse generator 1, and the first outputs are connected to the zero setup inputs of the first 2 and third 5 pulse counters, respectively. The second outputs are connected respectively to the counting inputs, the first 2 and third 5 pulse counters, to the installation single inputs of the second counter D pulses and to the installation one and zero, respectively, trigger inputs 7, the direct and inverse outputs of which ( 14 and 15 short pulses, respectively, with the first and second control inputs of the switch 3, the second information inputs of which are connected to the corresponding outputs of the third counter of 5 pulses, and the counting input of the trigger 7 and is connected to the output of the second counter 4 pulses, the count input of which is connected to the pulse output of the generator 1 via a delay element b.

Controlled drivers 12 and 13 ° (Fig. 2) may contain, for example.

two flip-flops 16 and 17, and the direct output of flip-flop 16 is connected to its own installation zero input through 18; holders, and the inverse output of flip-flop 16 is connected to the synchronization input of trigger 17, the information input of which is connected to the logical zero bus, and the installation single input - with informational input of the trigger 16 through the shaper 19 short impulses

differentiating chain, with the synchronization input and information

the trigger input 16 are, respectively, the first and second inputs of the controlled pulse driver, and the forward outputs of the flip-flops 17 and 16, respectively, the first and second outputs of the controlled pulse driver.

The magnitude of the delay element 18 of the delay should not be greater than the pulse duration of the generator 1, and the pulse duration of the imaging unit 19 should be less than the pulse duration at the output of the trigger 16.

Shapers 14 and 15 short pulses can also be performed.

in the form of a differentiating chain connected, for example, with a repeater, at the output of which a rectangular impulse is formed, the duration of which should be sufficient for

control switch 3 but less

Rli equal to the pulse duration of the Srererator 1. As the switch 3

elements 2I-2IL can be used.

Delay value of element 6

delays must be greater than the trigger time of 16 controlled drivers 12 and 13 pulses.

The apparatus for forming the pulse sequences is thawed as follows.

On the bus 10 of the device receives a single pulse (Fig. 3 8). On the front of this pulse, a pulse appears at the first output of the former 12 (Fig. 3g), by which counter 2 is set to the zero state (Fig. 3a), and at the second output of the former 12, impulses

(Fig. 3 E), the fronts of which coincide with the fronts of the pulses of the generator 1 (Fig. 3a), and their number is determined by the duration of a single pulse on the bus 10, for example, a chip.

31

The first of these pulses does not change the state of counter 2, since during its operation the pulse from the first output of the former 12 is still present at the installation input of counter 2. As a result, the number 3 will be recorded in the counter 2.

At the same time, the first and subsequent pulses from the second output of the imaging unit 12 are set in one state by the counter 4 pulses in (Fig. 3, o) and trigger 7 (Fig. 3, l), which corresponds to the beginning of the formation of a pulse of a given duration on the output tires of the mouth - roystva

With the end of the pulse on bus 10, a pulse arrives on bus 11 (FIG. 3, and its duration determines the number of pulses at the second output of the former 13 (FIG. 3, i), for example, five. At the same time, the pulse from the first output of the former 13 (Fig. 3 ec) the counter 5 is set to the zero state, the single state of counter-4 is confirmed by pulses from the second output, and the trigger 7 is set to the zero state.

In this case, the number will be recorded in the counter 5 (Fig. 3, k). After the end of the pulse on the bus 11, the blocking of the counter 4 stops and on the front of the first generator 1 after the blocking pulse, the counter 4 goes to the zero state. By the difference from one to zero at the output of counter 4, the trigger 7 is switched to the state opposite to D1, i.e. translates to a single state. Ended the formation of a pause at the output of the device.

Thus, during the time of action of the reference pulses on the control tires 10 and 11, one period im has formed on the output tires of the device. pulse sequence with specified parameters. The transition of the trigger 7 to the single state triggers the shaper 14 (Fig. 3, m), the impulse of which through the switch 3 into the counter 4 records the inverse code of the counter 2.

To simplify timing diagrams, the number of bits of counters is assumed to be four.

The binary code of the number three in the counter 2 will be equal to 0011, and in the counter 4 the code 1100 will be written. Through

the three pulses arriving at the input, the counter 4 will be filled, and the next, fourth pulse, will be transferred to the zero state. As the signal at the output of the counter 4 decays, the trigger 7 changes its state — this time to zero.

The imaging unit 15 starts up (Fig. 3, d), with the impulse of which the inverse code of the counter 5, i.e. 1011, since the binary code of the number four, recorded in the counter 5, is equal to 0100.

Counter 4 will be filled after four pulses received at the efo input. By the 5th pulse, the counter 4 translates the B zero state, which causes the trigger 7 to switch to the state opposite to the previous one, i.e. in a single state

Next, the operation of the device is repeated.

As can be seen, the durations of the pulses and pauses in the formed pulse sequence correspond to the specified values with the help of single pulses of the reference duration on the buses 10 and 11 of the system, and the formation of the pulse sequence begins simultaneously with the arrival of single pulses at the input devices, which ensures the minimum ready time, as well as the ability to automatically reorganize the device without disrupting its operation.

Claims (1)

Invention Formula A device for generating pulse sequences containing a pulse generator, a first pulse counter, the outputs of which through the switch are connected to the information inputs of the second pulse counter, a third pulse counter, a delayed gate element, a trigger, the outputs of which are connected to the output buses of the device, and a control bus pulse duration, so that, in order to increase the speed of the device, the control bus for the duration of the pause between pulses is inserted into it, two controlled pholes are l pulses and two short pulse shaper, and the output of the generator is 5128 pulses are connected to the first inputs of the first and second controlled pulse formers, the second inputs of which are connected respectively to the control buses for pulse duration and pause between pulses, and the first outputs are connected respectively to zero setting inputs of the first and third pulse counters, the counting inputs of which are - we are respectively with the second outputs of the first and second controlled pulse shapers, the installation of the single inputs of the second account Fig. 2 56 pulses and with set, single and zero trigger inputs, the direct and inverse outputs of which are connected via short pulse shapers, respectively, to the first and second control inputs of the switch, the second information inputs of which are connected to the outputs of the third pulse counter, and the counting trigger input is connected to the output the second pulse counter, whose input through the delay element is connected to the output of the pulse generator.