SU1287265A1 - Device for monitoring period of pulse sequence - Google Patents

Abstract

This invention relates to the field of radio measurements. The purpose of the invention is to increase the reliability of the device. The device contains a generator of 1 pulses, a counter 3 with presetting, a driver of 4 pulses, implemented on the basis of an integral comparator, triggers 5 and 6, and a block 10 for entering a code. The introduction of the NE-7 element, the HE 8 element, the AND 2 element and the 9-pulse former allows the information present at the pre-recorded inputs to be rewritten into the reversing counter 3. At the same time, the latter starts counting from zero, and from a predetermined number depending on the parameters of the cable line, 3 or less. about 9

Description

(L

with

Is9

00

 go

Od

sd

Cpi / S.f

w

15

20

25

11237265

The device relates to radio and m pulse technology.

The aim of the invention is to increase reliability.

FIG. 1 is a block diagram of the device J in FIG. 2 — temporary diagrams of the device operation; Fig.3 diagram of the pulse generator.

The device contains a generator of 1 MPs, element And 2, counter 3 with preliminary installation, shaper 4 pulses, triggers 5, 6, elements AND-NOT 7, element NO 8, additional shaper 9 pulses, and the output of shaper 4, made on the basis of an integral comparator connected to the first inlet of the NAND 7 element and to the counting input of the first trigger 5, the direct output of which is connected to the second input of the And 2 element, the first input of the And 2 element is connected to the output of the generator 1 pulses, the output of the element

And 2 is connected to the counting input of the counter 3, the overflow output of which is the information output of the device, the inverse output of the first trigger 5 is connected to the counting input of the second trigger 6, the inverse output of which is connected to the installation input of the first trigger 5, the forward output of the second trigger 6 connected to the second input of the element AND-NOT 7, the output of which is connected to the installation input in O of the second trigger bis input of the element NO 8, the output of which is connected to the installation input in O of the reversible counter and to the input of the additional form Ate 9 J whose output is connected to the pre-recording input of the counter 3, and its information inputs are connected to the code input unit 10, the input bus 11, the output bus 12.

The device in the device can be used as a counter series 155 (133) type K155IE6 IK155IE7.

The shaper of 4 pulses is made on the basis of an integral comparator with presetting the level of the reference voltage.

The pulse former operates as follows.

The resistance of the resistor 13 and the value of the capacitance of the capacitor 14 at the input are selected so that the amplitude and duration of the probe pulse ensure the charge of the capacitor 15 to a voltage of

30 l

35 s

40 p 45

50

55 r

five

0

five

nor, equal to the reference voltage of the operational amplifier 16. When a sequence of probe pulses arrives at a capacitor 15, the capacitor 15 is charged to a potential. or more, then the driver generates the input signal in accordance with the frequency of the probe pulses, i.e. at the output, pulses with a follow-up period equal to the follow-up period of the probe impulses act. When a pulse of short duration appears at the pulse input, the capacitor 15 does not have time to charge, the driver does not work. If the amplitude of the input pulse is small, the driver also does not work.

The device works in the following way.

The first pulse from the output of the imaging device 4 (Fig. 2a) is fed to the counting input of the first trigger 5 (Fig. 26) and switches it from the state O to the state 1. Logic 1 from the direct output of the first trigger 5 enables the passage of pulses from the generator 1 (FIG. 2d) through the element AND 2 (FIG. 2d) to the counting input of the reversible counter 3. The counting of impulses begins by the reversing counter 3. The next pulse switches the first trigger 5 to the state O. Logic O from the direct output of the first trigger 5 prohibits passing pulses

5 from the pulse generator 1, through the AND 2 emitter to the reversible counter 3, the counting of the pulses from the reversing counter 3 stops.

If the duration of the pulse period from the driver 4 does not exceed the specified limits, then at the transfer output of the reversible counter 3 the transfer signal is not formed (the reversible counter 3 does not overflow).

If the period exceeds the specified limits, which indicates a cable core malfunction, the reversible counter 3 overflows, and an overflow signal is generated at its output.

0

When the first trigger 3 goes to the O state, the second 55 trigger 6 switches, from the inverse output of which O closes the first trigger 5 (later it does not perceive the information of the driver 4 until reset to zero).

Logic 1 from direct output

The second trigger 6 (Fig. 2g) opens the NAND 7 element to pass the third pulse from the output of the former 4, as a result, the NAND 7 element (Fig.2m) generates a reset pulse, which returns the second trigger 6 to the initial state and then, through the element HE, 8 resets the counter to O. In addition, on the falling edge of the pulse, the driver 9 (FIG. 2L) generates a write pulse arriving at the pre-recording input of the reversible counter 3 (when the pre-recording pulse arrives, the reversible counter 3 NII).

The information available at the pre-recorded inputs is rewritten to reversible counter 3, and reversible counter 3 starts counting not from zero, but from a predetermined number, which is selected depending on the parameters of the cable line.

Claims (1)

Invention Formula Device for controlling the period of the pulse sequence, containing a pulse shaper, a pulse generator, two triggers, a trigger counter, distinguished by 2872654 Now, in order to increase reliability, an AND element, an AND-NOT element, an NO element and an additional CMPluster driver are introduced into it, and the receiver output is connected to the first input of the IS-NOT element and the counting input of the first trigger The direct output of which is connected to the second input of the AND element, fO the first input of which is connected to the output of the pulse generator, the output of the element AND is connected to the input of the direct count of the trigger meter, the transfer output of which is connected to 5 output - invert, the inverse output of the first trigger is connected to the counting input of the second trigger inverse - the output of which is connected to the input of the installation in O of the first trigger, The 20 direct output of the second trigger is connected to the second input of the NAND element, the output of which is connected to the installation input in O of the second trigger and the input of the NOT element whose output is connected to the installation input in About the trigger counter and the input of the additional pulse generator, the output of which is connected to the preset input of the trigger counter, the information inputs of which are connected to the code input block. FIG. g T ffJU9.3