SU1285569A1 - Device for generating random time intervals - Google Patents

Abstract

The invention can be used in modeling queuing systems. The aim of the invention is to expand the functionality. In order to achieve the goal, the element 7, the modulator two modulator 8, the shaper 9 and the timer 10 are entered into the device. The device also contains a generator of 1 clock pulses, a shift register 2, the modulator 3 modulator two, and elements 4 and 5. This device allows increase the number of generated sequences. 2 hp f-ly, 3 ill. (Ls

Description

code

CX) SP JV

Od

;about

20

25

The invention relates to an impulse technique and can be used in modeling mass service systems.

The purpose of the invention is to expand the 5 functional possibilities of the device by increasing the number of formulated sequences.

FIG. 1 is a block diagram of a device for generating random time intervals; FIG. 2 is a diagram of a shaper; FIG. 3 - timer circuit.

The proposed device contains., The generator 1 clock pulses, the register 2 shift, the first adder 3 modulo two, the output of which is connected to the first input of the first element And 4, the second element And 5, the counter 6, the element HE 7, the second adder 8 modulo two shaper 9, timer 10 and input bus 11 connected to the first input of the second element And 5. The output of the latter is connected to the input of the timer 10, the output of which is connected to the first input of the driver 9. The second input of the driver is connected to the second input of the second element And 5, first output generator 1 and the clock input of the counter 6, the overflow output of which is connected to the first input of the second adder 8 for modulation. Liu two and the input element is NOT 7. The output of the latter is connected to the second 35 input of the first element I 4, the output of which is connected to the second input of the second adder 8 modulo two. The output of the adder 8 is connected to the information input of the shift register 2, the output of which is connected to the third input of the imaging unit 9, the fourth input of which is connected to the second output of the clock pulse generator 1 and the synchronization input of the shift register 2, the outputs of the corresponding bits of which are connected to the first module two.

Shaper 9 (FIG. 2) contains D-flip-flops 12 connected in series, modulo-two adder 13 and AND 14, the second and third inputs of which are the second and first respectively of the shaper 9, the third and fourth inputs of which are information and clock inputs D-trigger 12, the information input of which is connected

thirty

40

45

50

0

five

, 35

0

0

45

50

with the second input of the adder 13 modulo two.

Timer 10 (FIG. 3) contains a series-connected trigger 15, element AND 16, a divider 17 often and a counter 18, the overflow output of which is the output of timer 10 and connected to the first input of trigger 15, the second input of which is connected to the second input of element II 16 and is the input of timer 10.

The device works as follows.

After turning on the device, the clock pulse generator 1 forms, at its first output, a sequence of clock pulses arriving at the input of counter 6, which counts them. When the counter 6 reaches a state equal to the length of the period of the pseudo-random sequence determined by the digit of the shift register 2, an overflow signal is sent from the overflow output of the counter 6 to the first input of the second adder 8 modulo two. The same signal through the element NOT 7 arrives at the second input of the first element I 4 and sets a zero level at its output, which ensures that the output of the second level signal is transmitted from the output of the second adder 8 modulo two to the information input of register 2.

When the next clock pulse arrives at the input of the counter 6, the overflow signal at its output goes to the zero state, opening the first AND 4 element and closing the feedback circuit of the shift register 2 through the first adder 2 modulo two. The pseudo-random sequence is generated when the clock shift shift register 2 arrives at the clock input from the second clock generator output 1, which is shifted by half a period with respect to

clock sequence at its first exit. After the generation of the period of the pseudo-random sequence is completed, the signal pere-. From the output of the counter 6, the unit is written to the shift register 2, which ensures the phase shift of the pseudo-random sequence.

The control signal supplied to the input bus 1, allows passage |

clock pulses from the first output of the generator-I clock pulses through the second element And 5 to the input of timer 10i Under the influence of these pulses, timer 10 sends a resolution to the first input of the imaging unit 9, the third input of which receives signals from the output of the shift register 2. The imaging unit 9 generates single pulses from the information arriving at its third input from the output of the shift register 2 by means of sequences of clock pulses arriving at the second and fourth inputs of the imaging unit from the first and second outputs of the clock generator 1. Upon expiration of the time for which the timer 10 is set, the resolution signal is removed from its output and the output of random time intervals from the output of the driver 9 is terminated.

The shaper works as follows.

The sequence from the output of the shift register 2 arriving at the third input of the imaging unit 9 is shifted with the help of clock pulses arriving at the fourth input of the imaging unit 9, on the D-flip-flop 12 and arrives at the input of the adder 13 modulo two, where it is added to the initial sequence, after which it is gated on the element AND with 14 clock pulses arriving at the second input of the imaging unit 9, and arrives at the output of the imaging unit .9 in the presence of an enable signal, going to the third input of the element I 14 from the first input of the imaging unit. 9.

The timer works as follows.

When a signal arrives at the input of timer 10, i.e. to the second input, trigger 15, the latter permits the passage of subsequent input signals through the element I I6 to the input of the frequency divider 17. After counting a certain number of pulses from the output of frequency divider 17, counter 18 will issue a stop signal to the output of timer 10 and set the trigger 15 to the initial state with the same signal.

Formulas and inventions

I.

Claims (3)

1. Device for forming random time intervals containing a clock pulse generator. | 4q4 rs-.master shift, the first adder for. module two, the output of which is connected to the first input of the first element AND, the second element AND, a counter, characterized in that, in order to extend the functionality by increasing the number of generated sequences, the element NOT is entered, the second modulo two, the driver, a timer, the first input of the second element I is connected to the input bus, the output of the last one is connected to the input of the timer, the output of which is connected to the first input of the form-organizer, the second input of which is connected to the second input of the second element I, the first the output of the clock generator and the input of the counter, the overflow output of which is connected to the first input of the second modulo two adder and the input of the element NOT, the output of which is connected to the second input of the first And element, the output of which is connected to the second input of the second modulo two adder, whose output is connected with the information input of the shift register, the output of which is connected to the third input of the imaging device, the fourth input of which is connected to the second output of the clock generator and the synchronization input of the register of yoke, the outputs of the corresponding bits of which are connected to the inputs of the first modulo-two adder. 2, the apparatus according to claim 1, wherein the driver includes serially connected D-flip-flop, an modulo-two adder, and an element, the second and third inputs of which are the second and first respectively the driver of the imaging unit, the third and fourth the inputs of which are, respectively, the information and clock inputs of the D-flip-flop, the information input of which is connected to the second modulo-two input. 3. The device of clause I, which is based on the fact that the timer contains series-connected trigger, AND element, frequency divider and counter, the overflow output of which is the timer output. And connected to the first trigger input, the second input of which is connected with the second input of the AND element and is the input of the tiper. Phi2.2 /.j