SU1172019A1 - Four-bit binary code-to-binary-coded decimal code converter - Google Patents

Abstract

A FOUR-DISCHARGE BINARY CODE TRANSFORMER IN BINARY 10TH containing the first and second elements NOT, three AND elements and the EXCLUSIVE OR element, the first input of which is connected to the input of the first bit of the converter, the inputs of the second, third and fourth bits of which are connected to the first inputs of the first bit of the converter; The third element And, respectively, characterized in that, with a view. increase the speed, the second, third and fourth elements EXCLUSIVE OR are entered into it, and the third element is NOT, the output of which is connected to the second input of the third element AND, the third input of which is connected to the output of the second element NOT and to the second input of the second element And, the third input is connected with the output of the first element NOT, the fourth input of the third element AND, and the second input of the first element AND, the output of which is connected to the first input of the second element EXCLUSIVE OR, the second input of which is connected to the output of the third element nTA AND and the first input of the third element EXCLUSIVE OR, the second input of which is connected to the input of the fourth bit of the converter, the first input of the fourth element EXCLUSIVE OR, and the second input of the first element of the SWITCHING OR, the third input of which is connected to the output of the second element AND, the third input of the third element EXCLUDE (ALSHOR OR and the second input of the fourth element EXCLUSIVE OR, the third. The input of which is connected to the input of the third bit of the converter, the third input of the first element AND and the fourth input of the first EXCLUSIVE OR, the outputs of the first, second, third and fourth elements EXCLUSIVE OR are connected to the outputs of the corresponding bits of the converter, the inputs of the first, second and third bits of which are connected respectively to the inputs of the first, second and third elements, and the input of the second The bit converter is connected to the third input of the second element EXCLUSIVE OR.

Description

eleven

The invention relates to automation and digital computing and can be used in the construction of parallel combinational binary-to-binary converters.

The aim of the invention is to increase the speed of the converter.

The drawing shows a functional diagram of the proposed Converter.

The converter contains bit inputs 1–4 of the converter, the elements are NOT 5–7, AND 8–10, EXCLUDING. OR 11–14, outputs 15–18 transform: calling.

The converter operates in the following manner.

Let it be required to obtain the value of the bits of the output number if the bits of the input number are given by the following values:.

Then at each output of the elements And 8-10 the signal value will be zero. On all inputs of elements 1192

14 will be signals equal to zero. Based on the condition of the functioning of the elements EXCLUSIVE OR, the signals at their outputs will be zero, i.e. ,,,

Direct substitution of input numbers on other sets from 0001 to 1001 convinces that the required conversion is performed. The proposed converter directly transmits the code from the inputs to the outputs if the number is less than or equal to 4, and adds to the input number +3 otherwise. Such a conversion algorithm allows the use of the proposed converter when creating parallel converters of binary code to binary-decimal.

Thus, the proposed four-bit converter can perform the role of a base unit in the construction of multi-bit converters. Corresponding inclusion

These blocks allow you to build binary-to-binary converters of arbitrary size.

t

Her

Claims (1)

A FOUR-BIT BINARY-TO-DECODE CONVERTER containing the first and second elements NOT, three AND elements and an EXCLUSIVE OR element, the first input of which is connected to the input of the first bit of the converter, the inputs of the second, third and fourth bits of which are connected to the first inputs of the first, second and second elements And accordingly, characterized in that, with a view. To improve performance, the second, third, and fourth elements are EXCLUSIVE OR and the third element is NOT, the output of which is connected to the second input of the third element And, the third input of which is connected to the output of the second element NOT and to the second input of the second element And, the third input of which is connected with the output of the first element NOT, the fourth input of the third AND element and the second input of the first AND element, the output of which is connected to the first input of the second, the rth element EXCLUSIVE OR, the second input of which is connected to the output of the third AND element and the first input of the third EXCLUSIVE OR element, the second input of which is connected to the fourth-digit input of the converter, the first input of the fourth EXCLUSIVE OR element and the second input of the first EXCLUSIVE OR element, the third input of which is connected to the output of the second AND element, and the third § input of the third EXCLUSIVE OR element and the second the input of the fourth element EXCLUSIVE OR, the third input of which is connected to the input of the third bit of the Converter, the third input of the first element And and the fourth input of the first element EXCLUSIVE EXTENDED OR, the outputs of the first, second, third and fourth elements EXCLUSIVE OR are connected to the outputs of the corresponding bits of the converter, the inputs of the first, second and third bits of which are connected respectively to the inputs of the first, second and third elements NOT, and the input of the second category of the converter is connected to the third the input of the second element is EXCLUSIVE OR. SU „„ 1172019