SU1150760A1 - Device for counting number of pulses - Google Patents

Abstract

A device for counting the number of impulses containing the input bus, pulse generator, the first trigger, the first and second counters, the code comparison unit, the first element AND, the first element OR, the installation unit, the output of which is connected to the first input of the first element OR and the reset input of the first counter The counting input of which is connected to the input bus, and the outputs are connected to the first group of inputs of the comparison unit, the output of which is connected to the second input of the first SH) element, and the second group of inputs to the outputs of the second counter, the input that is reset It is connected to the output of the first element OR, the output of the pulse generator is connected to the first input of the first element I, the second input of which is connected to the forward output of the first trigger and the output is connected to the output bus of the device, characterized in that, in order to increase the reliability of the device , the second and third triggers are entered into it, the second element is AND, the second element is OR, and the element is NOT, whose input is connected to the output of the first element AND, and the output is connected to the counting input of the second counter and the clock input of the third trigger, input set to zero which is connected to the first inputs of the first and second OR elements, and the output is connected to the first second element, the second input of which is connected to the output of the first OR element, and the output is connected to the second input of the second OR element, the output of which is with the installation input in the unit of the second trigger, informational about J whose input is connected to the common bus, the clock input is connected to the input bus, and the output is connected to the installation input to zero of the first trigger, the clock input of which is connected to the output of the imp generator lsov.

Description

The invention relates to a pulse technique and can be used in automatic control systems and in measuring devices. A device for counting the number of pulses is known, which contains two input buses, a pulse generator, a trigger, two counters, a comparison unit, two AND elements, an installation block .1. The disadvantage of this device is the inaccuracy of the counting, because the number of pulses at its output is always one more than the contents of the first counter. The closest in technical essence to the proposed is a device for counting the number of pulses, containing an input bus, a pulse generator, the first trigger, the first and second counters, the code comparison unit, the first AND element, the first OR element, the installation unit, the output of which is connected to the first input of the first OR element and the reset input of the first counter, the counting input of which is connected to the input bus, and the outputs to the first group of inputs of the code comparison block, output which is connected to the second input of the first element OR, and the second group of inputs - to the outputs of the second counter, the reset input of which is connected to the output of the first element OR, the output of the pulse generator is connected to the first input of the first element AND, the second input cat The orogo is connected to the forward output of the first trigger, and the code is connected to the output bus of the Cz device. The disadvantages of the known device are the possibility of distortion of the first pulse on the output bus, due to the asynchronous arrival of pulses from the output of the pulse and pulse generator on the input bus, the shortened duration of the last pulse on the input bus, which is determined by the response time of the counter, comparator, element OR, and trigger as well as the limitation on the duration of the input pulse, which should not exceed half of the pulse duration period from the output of the pulse generator, since m the case of registration of the first input pulse to the output device .roydet more than one pulse. The purpose of the invention is to increase the reliability of the device. The goal is achieved in that the device for counting the number of pulses containing the input bus, pulse generator, first trigger, first and second counters, code comparison unit, first AND element, first OR element, installation unit, the output of which is connected to the first input of the first the OR element and the reset input of the first counter, the counting input of which is connected to the input bus, and the outputs - with the first group of inputs of the block with a comparison code, the output of which is connected to the second input of the first OR element, and the second group of inputs - with outputs the second counter, the reset input of which is connected to the output of the first element OR; the output of the pulse generator is connected to the first input of the first element And, the second input of which is connected to the direct output of the first trigger, and the output is connected to the output bus of the device, the second and third triggers, the second element AND, the second element OR and the element NOT, the input which is connected to pykhbda of the first element And, and the output is connected to the counting input of the second counter and the clock input of the third trigger, the input of which is set to zero is connected to the first inputs of the first and second elements OR, and the output is connected to the first input of the second about the element I, the second input of which is connected to the output of the first element OR, and the output to the second input of the second element OR, the output of which is connected to the installation input to the unit of the second trigger, whose information input is connected to the common bus, the clock input is connected to the input bus, and the output is connected to the installation input to zero of the first trigger, the clock input of which is connected to the output of the pulse generator. FIG. 1 shows a functional diagram of the device; in fig. 2 - time diagram of his work. The device contains an input bus 1, the first 2 and second 3 counters, block 4 comparison of codes, block 5 installation, the first element OR 6, the first element And 7, the first trigger 8, the generator 9 pulses, the second 10 and the third 11 triggers, the second element And 12, the second element OR 13, the element NOT 14, the output bus 15. The device operates as follows. In the initial state, after feeding from the installation unit 5, a positive installation pulse (Fig. 2a), the counters 2 and 3, as well as the third trigger 11 are reset to zero, the second trigger 10 is set to one (Fig. 2e) and its output keeps the first trigger 8 in the zero state (Fig. 2e). Since the identical zero codes are present at the outputs of counters 2 and 3, an adjective test (Fig. 2i) appears at the output of the code comparison block 4, which causes the appearance of a positive potential at the output of the first element OR 6, which confirms the zero state the second counter 3. At the same time, since the third trigger 11 is in the zero state (Fig. 26), the positive potential from the output of the first element OR 6 does not pass through the second element And 12 and there is a zero potential at its output (Fig 2 k), which act via a second OR gate 13 to a set input of the second unit trigge1ra 10 and does not block it. When the first positive impulse arrives at the input bus 1 of the device (Fig. 2c), along its leading edge, the counter 2 changes its state. At the output of block 4, a zero potential appears, which through the first element OR 6 removes the zero signal of the second counter 3 (Fig. 2i). At the same time, on the leading edge of the input pulse, the second trigger 10 is set to the zero state (Fig. 2e), thereby removing the lock on the set input from the first trigger 8. The pulse generator 9 generates pulses with a follow-up period T (Fig. 2d), along the front the closest front of which, after the zeroing signal of the first trigger 8 is removed, the last one is set to one (Fig. 2e). A positive potential from the output of the first trigger 8 opens the first element I 7 and a positive pulse from the generator output 9 pulses passes to its output, this pulse goes to the output 15 bus of the device (Fig. 2g) and through the element NOT 14 to the clock input of the third trigger 11, its back front translate it into a single state. The positive potential from the output of the trigger 11 (Fig. 26) opens the second element I 12, thereby preparing the installation circuit to the single state of the second trigger 10. In addition, a change in potential from a high level to a low at the output of the element 14 changes the state of the second a counter per unit and counters 2 and 3 turn out to be in the same state, which results in the appearance at the output of block 4 of the comparison of a positive potential (Fig. 2i), which, through the first element OR 6, resets counter 3 to the zero state, and through the open second element And 12 (Fig. 2k) and the second element OR 13 sets the second trigger 10 to the one state (Fig. 2e), the first trigger 8 is transferred to the zero state (Fig. 2e), the first And 7 element closes, prohibiting the passage to the output 15 bus device pulses from the generator 9 pulses. When the second counter 3 is reset to the zero state, the zero potential is restored at the output of the comparator unit 4 (Fig. 2i). When the second pulse arrives at the input 1 bus of the device at the counting input of the first 2 counter, its contents increase by one more and become equal to two. In this case, similarly to the above, the second trigger 10 is set to the zero state (FIG. 2d), the first trigger 8 is set to one state (FIG. 2e) and the pulses from the pulse generator 9 are sent to the output 15 bus of the device. After the arrival of two pulses (Fig. 2g), the counters 2 and 3 remain equal. The positive output pulse of the comparator unit 4 (Fig. 2i) sets the second counter to the zero state, i.e. The second input pulse on bus 1 .. causes the appearance of output pulses to the output bus 15 of the device. The score is then continued until the 2 is filled, and then the count is repeated. Technical and economic effect of the use of the proposed deviceI1150760

The aim is to increase the reliability of its output signals without distorting its operation, since the proposed and predetermined duration determined by the device allows it to be generated by the frequency of the pulse generator.

46 u / e / f / a

/five

/four

/ bye yeim

Claims (1)

A device for counting the number of pulses containing an input bus, pulse generator, first trigger, first and second counters, a code comparison unit, a first AND element, a first OR element, an installation unit whose output is connected to the first input of the first OR element and the reset input of the first counter whose counting input is connected to the input bus, and the outputs are connected to the first group of inputs of the code comparison unit, the output of which is connected to the second input of the first OR element, and the second group of inputs is to the outputs of the second counter, the input of which is reset inen with the output of the first element OR, the output of the pulse generator is connected to the first input of the first element And, the second input of which is connected to the direct output of the first trigger, and the output is connected to the output bus of the device, characterized in that, in order to increase the reliability of operation device, the second and third triggers, the second AND element, the second OR element, and the NOT element, the input of which is connected to the output of the first AND element and the output is connected to the counting input of the second counter and the clock input of the third trigger, are entered into it whose zero is connected to the first inputs of the first and second OR elements, and the output is connected to the first input of the second element, the second input of which is connected to the output of the first OR element, and the output - to the second input of the second OR element, the output of which is connected to the unit input to unity the second trigger, the information input of which is connected to the common bus, the clock input is connected to the input bus, and the output is connected to the installation input to zero of the first trigger, the clock input of which is connected to the output of the pulse generator.