SG79924A1 - Phase locked loop - Google Patents

Phase locked loop

Info

Publication number
SG79924A1
SG79924A1 SG9610622A SG1996010622A SG79924A1 SG 79924 A1 SG79924 A1 SG 79924A1 SG 9610622 A SG9610622 A SG 9610622A SG 1996010622 A SG1996010622 A SG 1996010622A SG 79924 A1 SG79924 A1 SG 79924A1
Authority
SG
Singapore
Prior art keywords
converter
signal
signals
display unit
locked loop
Prior art date
Application number
SG9610622A
Other languages
English (en)
Inventor
Francis Rumreich Mark
Original Assignee
Thomson Consumer Electronics
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Thomson Consumer Electronics filed Critical Thomson Consumer Electronics
Publication of SG79924A1 publication Critical patent/SG79924A1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/085—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal
    • H03L7/093—Details of the phase-locked loop concerning mainly the frequency- or phase-detection arrangement including the filtering or amplification of its output signal using special filtering or amplification characteristics in the loop
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03L—AUTOMATIC CONTROL, STARTING, SYNCHRONISATION OR STABILISATION OF GENERATORS OF ELECTRONIC OSCILLATIONS OR PULSES
    • H03L7/00—Automatic control of frequency or phase; Synchronisation
    • H03L7/06—Automatic control of frequency or phase; Synchronisation using a reference signal applied to a frequency- or phase-locked loop
    • H03L7/08—Details of the phase-locked loop
    • H03L7/10—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range
    • H03L7/107—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth
    • H03L7/1075—Details of the phase-locked loop for assuring initial synchronisation or for broadening the capture range using a variable transfer function for the loop, e.g. low pass filter having a variable bandwidth by changing characteristics of the loop filter, e.g. changing the gain, changing the bandwidth
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S331/00—Oscillators
    • Y10S331/02—Phase locked loop having lock indicating or detecting means

Landscapes

  • Processing Of Color Television Signals (AREA)
  • Stabilization Of Oscillater, Synchronisation, Frequency Synthesizers (AREA)
  • Television Signal Processing For Recording (AREA)
  • Transmission And Conversion Of Sensor Element Output (AREA)
  • Synchronizing For Television (AREA)
SG9610622A 1995-09-15 1996-09-13 Phase locked loop SG79924A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/528,758 US5539357A (en) 1995-09-15 1995-09-15 Phase locked loop

Publications (1)

Publication Number Publication Date
SG79924A1 true SG79924A1 (en) 2001-04-17

Family

ID=24107058

Family Applications (1)

Application Number Title Priority Date Filing Date
SG9610622A SG79924A1 (en) 1995-09-15 1996-09-13 Phase locked loop

Country Status (11)

Country Link
US (1) US5539357A (enExample)
EP (1) EP0763896B1 (enExample)
JP (1) JPH09167960A (enExample)
KR (1) KR100425043B1 (enExample)
CN (1) CN1104776C (enExample)
DE (1) DE69620839T2 (enExample)
MX (1) MX9604102A (enExample)
MY (1) MY116673A (enExample)
SG (1) SG79924A1 (enExample)
TR (1) TR199600728A2 (enExample)
TW (1) TW319940B (enExample)

Families Citing this family (18)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5703656A (en) * 1995-12-12 1997-12-30 Trw Inc. Digital phase error detector for locking to color subcarrier of video signals
US5917461A (en) * 1996-04-26 1999-06-29 Matsushita Electric Industrial Co., Ltd. Video adapter and digital image display apparatus
JP2877198B2 (ja) * 1996-05-02 1999-03-31 日本電気株式会社 ディジタルｐｌｌ回路及びその起動方法
US5781065A (en) * 1996-08-13 1998-07-14 Zenith Electronics Corporation Circuit for causing FPLL to lock in desired phase
US6847694B1 (en) * 1998-07-24 2005-01-25 Thomson Licensing S.A. Method for determining the sampling phase and method for synchronization word detection using the phase detection method
JP2000068824A (ja) 1998-08-21 2000-03-03 Fujitsu Ltd Ｐｌｌ制御装置、ｐｌｌ制御方法およびリミッタ
RU2168267C2 (ru) * 1999-06-02 2001-05-27 Корпорация Самсунг Электроникс Способ автоподстройки частоты и устройство для его реализации (варианты)
US6798858B1 (en) 2000-02-04 2004-09-28 International Business Machines Corporation Lock detector for delay or phase locked loops
US6993107B2 (en) * 2001-01-16 2006-01-31 International Business Machines Corporation Analog unidirectional serial link architecture
US6912012B2 (en) * 2001-07-20 2005-06-28 Texas Instruments Incorporated Video decoder having lock algorithm that distinguishes between a noisy television signal input and a video recorder signal
US7545937B2 (en) * 2001-12-12 2009-06-09 Thomson Licensing Chrominance processing arrangement having immunity to colorstripe encoding
DE10255351B3 (de) * 2002-11-27 2004-08-26 Infineon Technologies Ag Verfahren zum Generieren von Multiplikatorkoeffizienten für einen Mischer und zugehörigen Mischer
US7268825B2 (en) * 2003-04-01 2007-09-11 Thomson Licensing Llc Digital synchronizing generator
US7049869B2 (en) * 2003-09-02 2006-05-23 Gennum Corporation Adaptive lock position circuit
US7602166B1 (en) * 2005-10-12 2009-10-13 National Semiconductor Corporation System and method for providing a digital self-adjusting power supply that provides a substantially constant minimum supply voltage with regard to variations of PVT, load, and frequency
RU2450435C1 (ru) * 2011-03-01 2012-05-10 Учреждение Российской академии наук Институт радиотехники и электроники им. В.А. Котельникова РАН Система стабилизации частоты перестраиваемого криогенного генератора
US8591429B2 (en) * 2012-01-26 2013-11-26 Sharp Laboratories Of America, Inc. Physiological parameter estimation using phase-locked loop
CN105472363B (zh) * 2015-12-07 2018-03-27 浙江大华技术股份有限公司 一种复合视频信号色度同步的方法及装置

Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4031483A (en) * 1976-01-15 1977-06-21 Sperry Rand Corporation Limiter circuit for servosystems
US4987387A (en) * 1989-09-08 1991-01-22 Delco Electronics Corporation Phase locked loop circuit with digital control
US5053724A (en) * 1989-05-29 1991-10-01 Hitachi, Ltd. High precision PLL with circuit for preventing erroneous capture
GB2293062A (en) * 1994-09-09 1996-03-13 Toshiba Kk Master-slave multiplex communication system using PLL circuits

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5159292A (en) * 1992-02-25 1992-10-27 Thomson Consumer Electronics, Inc. Adaptive phase locked loop

Patent Citations (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4031483A (en) * 1976-01-15 1977-06-21 Sperry Rand Corporation Limiter circuit for servosystems
US5053724A (en) * 1989-05-29 1991-10-01 Hitachi, Ltd. High precision PLL with circuit for preventing erroneous capture
US4987387A (en) * 1989-09-08 1991-01-22 Delco Electronics Corporation Phase locked loop circuit with digital control
GB2293062A (en) * 1994-09-09 1996-03-13 Toshiba Kk Master-slave multiplex communication system using PLL circuits

Also Published As

Publication number Publication date
DE69620839D1 (de) 2002-05-29
CN1104776C (zh) 2003-04-02
EP0763896A3 (en) 1998-05-20
KR970019091A (ko) 1997-04-30
MY116673A (en) 2004-03-31
MX9604102A (es) 1997-08-30
CN1151634A (zh) 1997-06-11
TW319940B (enExample) 1997-11-11
DE69620839T2 (de) 2002-09-19
JPH09167960A (ja) 1997-06-24
EP0763896A2 (en) 1997-03-19
EP0763896B1 (en) 2002-04-24
TR199600728A2 (tr) 1997-04-22
US5539357A (en) 1996-07-23
KR100425043B1 (ko) 2004-07-14

Similar Documents

Publication Publication Date Title
SG79924A1 (en) Phase locked loop
AU1909488A (en) Clock signal generation system
ATE59125T1 (de) Korrektion von zeitbasisfehlern in fernsehsignalen.
HK59589A (en) Delay generator
US4038683A (en) Television synchronizing generator
US4689676A (en) Television video signal synchronizing apparatus
MY105383A (en) Display locked timing signals for video processing.
GB1321750A (en) Videophone system
US4975767A (en) NTSC/PAL subcarrier based H-lock with color framing and detection
US5784118A (en) Video signal phase synchronizing method, circuit and synthesizing apparatus
KR100212152B1 (ko) 공중파 방송의 데이터 검출회로
EP0179621B1 (en) Reference signal generator for time-base corrector
HK161695A (en) Horizontal synchronization circuit
US5534939A (en) Digital video clock generation system
US4797731A (en) Method and apparatus for compatibly locking horizontal sync to the PAL subcarrier
JP3085505B2 (ja) スキュー対応ｐｌｌ回路
KR0138931Y1 (ko) 화면 부분 모자이크 장치
JP2002016819A (ja) ビデオデコーダ
MY110315A (en) Horizontal blanking for multiple rate scanning
JPH0733500Y2 (ja) テレビジヨン電話装置
KR100287158B1 (ko) 복합동기신호발생장치
KR100272332B1 (ko) 칼라 바 패턴 신호 발생회로
GB1468465A (en) Timing correction for electrical pulse signals
JPS60163577A (ja) 水平同期信号挿入方法
JP3171980B2 (ja) フェーズロックドループ回路