SG166735A1 - Method and devices for controlling power loss - Google Patents

Method and devices for controlling power loss

Info

Publication number
SG166735A1
SG166735A1 SG201002982-5A SG2010029825A SG166735A1 SG 166735 A1 SG166735 A1 SG 166735A1 SG 2010029825 A SG2010029825 A SG 2010029825A SG 166735 A1 SG166735 A1 SG 166735A1
Authority
SG
Singapore
Prior art keywords
devices
method includes
power loss
controlling power
background operation
Prior art date
Application number
SG201002982-5A
Other languages
English (en)
Inventor
Corrado Villa
Daniele Balluchi
Graziano Mirichigni
Original Assignee
Numonyx Bv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Numonyx Bv filed Critical Numonyx Bv
Publication of SG166735A1 publication Critical patent/SG166735A1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • G11C5/144—Detection of predetermined disconnection or reduction of power supply, e.g. power down or power standby

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Read Only Memory (AREA)
  • Power Sources (AREA)
  • Control Of Voltage And Current In General (AREA)
SG201002982-5A 2009-05-26 2010-04-28 Method and devices for controlling power loss SG166735A1 (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US12/472,153 US8504759B2 (en) 2009-05-26 2009-05-26 Method and devices for controlling power loss

Publications (1)

Publication Number Publication Date
SG166735A1 true SG166735A1 (en) 2010-12-29

Family

ID=43123141

Family Applications (1)

Application Number Title Priority Date Filing Date
SG201002982-5A SG166735A1 (en) 2009-05-26 2010-04-28 Method and devices for controlling power loss

Country Status (6)

Country Link
US (1) US8504759B2 (enExample)
JP (1) JP6066392B2 (enExample)
KR (1) KR101550469B1 (enExample)
CN (1) CN101901041B (enExample)
DE (1) DE102010019487B8 (enExample)
SG (1) SG166735A1 (enExample)

Families Citing this family (58)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
WO2011013351A1 (ja) * 2009-07-30 2011-02-03 パナソニック株式会社 アクセス装置およびメモリコントローラ
US8601202B1 (en) * 2009-08-26 2013-12-03 Micron Technology, Inc. Full chip wear leveling in memory device
US8607089B2 (en) 2011-05-19 2013-12-10 Intel Corporation Interface for storage device access over memory bus
US8671299B2 (en) * 2011-05-26 2014-03-11 Google Inc. Delaying the initiation of transitioning to a lower power mode by placing a computer system into an intermediate power mode between a normal power mode and the lower power mode
BR112014000250B1 (pt) 2011-07-06 2021-02-02 Telefonaktiebolaget L M Ericsson (Publ) método para controlar trocas de transação entre dois circuitos integrados, e sistema
WO2013048385A1 (en) 2011-09-28 2013-04-04 Intel Corporation Maximum-likelihood decoder in a memory controller for synchronization
CN103946813B (zh) 2011-09-30 2017-08-25 英特尔公司 基于使用统计量追踪的远存储器访问信号的生成
US9378142B2 (en) 2011-09-30 2016-06-28 Intel Corporation Apparatus and method for implementing a multi-level memory hierarchy having different operating modes
EP2761476B1 (en) 2011-09-30 2017-10-25 Intel Corporation Apparatus, method and system that stores bios in non-volatile random access memory
WO2013048500A1 (en) 2011-09-30 2013-04-04 Intel Corporation Apparatus and method for implementing a multi-level memory hierarchy over common memory channels
EP3364304B1 (en) 2011-09-30 2022-06-15 INTEL Corporation Memory channel that supports near memory and far memory access
EP2761469B1 (en) 2011-09-30 2019-11-13 Intel Corporation Non-volatile random access memory (nvram) as a replacement for traditional mass storage
EP2761466B1 (en) 2011-09-30 2020-08-05 Intel Corporation Apparatus and method for implementing a multi-level memory hierarchy
US9378133B2 (en) 2011-09-30 2016-06-28 Intel Corporation Autonomous initialization of non-volatile random access memory in a computer system
US9298607B2 (en) 2011-11-22 2016-03-29 Intel Corporation Access control for non-volatile random access memory across platform agents
CN104106057B (zh) 2011-12-13 2018-03-30 英特尔公司 用非易失性随机存取存储器提供对休眠状态转变的即时响应的方法和系统
CN103975287B (zh) 2011-12-13 2017-04-12 英特尔公司 使用非易失性随机存取存储器的服务器中的增强系统睡眠状态支持
GB2510760B (en) 2011-12-20 2020-05-20 Intel Corp Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
US9286205B2 (en) 2011-12-20 2016-03-15 Intel Corporation Apparatus and method for phase change memory drift management
CN103999067A (zh) 2011-12-21 2014-08-20 英特尔公司 以多个非易失性存储器为特征的高性能存储结构和系统
US9612649B2 (en) 2011-12-22 2017-04-04 Intel Corporation Method and apparatus to shutdown a memory channel
US9202548B2 (en) 2011-12-22 2015-12-01 Intel Corporation Efficient PCMS refresh mechanism
US9396118B2 (en) 2011-12-28 2016-07-19 Intel Corporation Efficient dynamic randomizing address remapping for PCM caching to improve endurance and anti-attack
US9152428B2 (en) 2012-09-28 2015-10-06 Intel Corporation Alternative boot path support for utilizing non-volatile memory devices
US9329990B2 (en) 2013-01-11 2016-05-03 Micron Technology, Inc. Host controlled enablement of automatic background operations in a memory device
US9753487B2 (en) 2013-03-14 2017-09-05 Micron Technology, Inc. Serial peripheral interface and methods of operating same
US9195406B2 (en) 2013-06-28 2015-11-24 Micron Technology, Inc. Operation management in a memory device
US9459676B2 (en) 2013-10-28 2016-10-04 International Business Machines Corporation Data storage device control with power hazard mode
US9343116B2 (en) 2014-05-28 2016-05-17 Micron Technology, Inc. Providing power availability information to memory
US10204047B2 (en) 2015-03-27 2019-02-12 Intel Corporation Memory controller for multi-level system memory with coherency unit
US10073659B2 (en) 2015-06-26 2018-09-11 Intel Corporation Power management circuit with per activity weighting and multiple throttle down thresholds
US10387259B2 (en) 2015-06-26 2019-08-20 Intel Corporation Instant restart in non volatile system memory computing systems with embedded programmable data checking
US10108549B2 (en) 2015-09-23 2018-10-23 Intel Corporation Method and apparatus for pre-fetching data in a system having a multi-level system memory
US10261901B2 (en) 2015-09-25 2019-04-16 Intel Corporation Method and apparatus for unneeded block prediction in a computing system having a last level cache and a multi-level system memory
US10185501B2 (en) 2015-09-25 2019-01-22 Intel Corporation Method and apparatus for pinning memory pages in a multi-level system memory
US9792224B2 (en) 2015-10-23 2017-10-17 Intel Corporation Reducing latency by persisting data relationships in relation to corresponding data in persistent memory
US10033411B2 (en) 2015-11-20 2018-07-24 Intel Corporation Adjustable error protection for stored data
US10719236B2 (en) * 2015-11-20 2020-07-21 Arm Ltd. Memory controller with non-volatile buffer for persistent memory operations
US10095618B2 (en) 2015-11-25 2018-10-09 Intel Corporation Memory card with volatile and non volatile memory space having multiple usage model configurations
US9747041B2 (en) 2015-12-23 2017-08-29 Intel Corporation Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device
US10007606B2 (en) 2016-03-30 2018-06-26 Intel Corporation Implementation of reserved cache slots in computing system having inclusive/non inclusive tracking and two level system memory
US10185619B2 (en) 2016-03-31 2019-01-22 Intel Corporation Handling of error prone cache line slots of memory side cache of multi-level system memory
US10120806B2 (en) 2016-06-27 2018-11-06 Intel Corporation Multi-level system memory with near memory scrubbing based on predicted far memory idle time
US10915453B2 (en) 2016-12-29 2021-02-09 Intel Corporation Multi level system memory having different caching structures and memory controller that supports concurrent look-up into the different caching structures
US10445261B2 (en) 2016-12-30 2019-10-15 Intel Corporation System memory having point-to-point link that transports compressed traffic
US20180261281A1 (en) 2017-03-10 2018-09-13 Micron Technology, Inc. Methods for mitigating power loss events during operation of memory devices and memory devices employing the same
US10884656B2 (en) * 2017-06-16 2021-01-05 Microsoft Technology Licensing, Llc Performing background functions using logic integrated with a memory
US10304814B2 (en) 2017-06-30 2019-05-28 Intel Corporation I/O layout footprint for multiple 1LM/2LM configurations
KR102244921B1 (ko) * 2017-09-07 2021-04-27 삼성전자주식회사 저장 장치 및 그 리프레쉬 방법
US11188467B2 (en) 2017-09-28 2021-11-30 Intel Corporation Multi-level system memory with near memory capable of storing compressed cache lines
US10860244B2 (en) 2017-12-26 2020-12-08 Intel Corporation Method and apparatus for multi-level memory early page demotion
US11099995B2 (en) 2018-03-28 2021-08-24 Intel Corporation Techniques for prefetching data to a first level of memory of a hierarchical arrangement of memory
KR102784807B1 (ko) * 2018-08-21 2025-03-24 삼성전자주식회사 저장 장치 및 그것의 동작 방법
US11112997B2 (en) * 2018-08-21 2021-09-07 Samsung Electronics Co., Ltd. Storage device and operating method thereof
CN110908491B (zh) * 2018-08-28 2023-08-08 上海忆芯实业有限公司 功耗控制方法、控制部件及其电子系统
US11055228B2 (en) 2019-01-31 2021-07-06 Intel Corporation Caching bypass mechanism for a multi-level memory
CN113906511A (zh) * 2019-05-31 2022-01-07 美光科技公司 非易失性存储器装置中的数据读取与编程的安全性及正确性的改进
US20260086720A1 (en) * 2024-09-25 2026-03-26 Qualcomm Incorporated Powering down memory device based on disabling background operation associated with memory device

Family Cites Families (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0481508B1 (en) 1990-10-18 1997-04-09 Seiko Epson Corporation Back-up/restore information processing system
JP2003131956A (ja) * 2001-10-25 2003-05-09 Fuji Xerox Co Ltd デバイス制御システム
JP4302970B2 (ja) * 2002-12-16 2009-07-29 富士通株式会社 差分更新方法、プログラム及び装置
US20040153902A1 (en) * 2003-01-21 2004-08-05 Nexflash Technologies, Inc. Serial flash integrated circuit having error detection and correction
US20040268046A1 (en) * 2003-06-27 2004-12-30 Spencer Andrew M Nonvolatile buffered memory interface
JP2005092922A (ja) 2003-09-12 2005-04-07 Fujitsu Ltd 強誘電体メモリ
US20060184719A1 (en) * 2005-02-16 2006-08-17 Sinclair Alan W Direct data file storage implementation techniques in flash memories
JP2007019576A (ja) * 2005-07-05 2007-01-25 Megachips System Solutions Inc カメラシステムの起動方法
US8010764B2 (en) * 2005-07-07 2011-08-30 International Business Machines Corporation Method and system for decreasing power consumption in memory arrays having usage-driven power management
US7409489B2 (en) * 2005-08-03 2008-08-05 Sandisk Corporation Scheduling of reclaim operations in non-volatile memory
US7801576B2 (en) * 2006-06-09 2010-09-21 Sony Ericsson Mobile Communications Ab Wireless communications devices with self-cleaning displays
JP4994447B2 (ja) * 2006-06-22 2012-08-08 サンディスク コーポレイション 閾値電圧の分布が緊密化するように不揮発性メモリを非リアルタイムで再プログラミングする方法
JP2010267341A (ja) * 2009-05-15 2010-11-25 Renesas Electronics Corp 半導体装置

Also Published As

Publication number Publication date
DE102010019487B4 (de) 2022-12-29
US8504759B2 (en) 2013-08-06
CN101901041A (zh) 2010-12-01
CN101901041B (zh) 2016-01-06
DE102010019487A1 (de) 2010-12-23
US20100306446A1 (en) 2010-12-02
JP2010277685A (ja) 2010-12-09
KR101550469B1 (ko) 2015-09-04
KR20100127719A (ko) 2010-12-06
DE102010019487B8 (de) 2023-02-23
JP6066392B2 (ja) 2017-01-25

Similar Documents

Publication Publication Date Title
WO2010080142A3 (en) Modifying commands
AP2010005355A0 (en) Method and device for controlling operation of a power supply system
WO2013186282A3 (de) Verfahren und vorrichtung zum management einer energieerzeugungseinheit
IL227187B (en) Mobile robot system
GB201313403D0 (en) Mobile Robot System
MY159921A (en) Method and apparatus for uplink power control in a multicarrier wireless communication system
GB2480185A (en) A system for management, monitoring and control of hotel amenities and method thereof
EP2602899A4 (en) Power supply system, control device of power supply system, operation method of power supply system, and control method of power supply system
EP2402821A3 (en) Power supply control device, image processing device, power supply control method, and power supply control program
IL195720A0 (en) Method and device for controlling the operation of power sources at the point of maximum power
GB201319513D0 (en) A method of operating a mobile robot
WO2010085340A3 (en) Host controller
TW200736899A (en) Method and apparatus for controlling power supply in a computer system
EP2141792A4 (en) Power supply control device, power supply device control method, and computer-readable recording medium containing program for causing computer to execute the power supply device control method
EP3226373A4 (en) Power control device, power supply system, and method for controlling power supply system
PH12015500380A1 (en) Device, system and method for controlling an operation
EP3280029A4 (en) Contactless power supply device, program, method for controlling contactless power supply device, and contactless power transmission system
WO2010008251A3 (en) Apparatus for controlling a power and method thereof
GB2481955A (en) Storage device erase command having a control field controllable by a requestor device
EP3274787A4 (en) Technologies for managing power of an embedded controller during a low-power state
MX2012000352A (es) Dispositivos energizados con energia solar usando control de nergia basado en la ubicacion y metodo de operacion de dispositivo energizados con energia solar.
WO2011138556A3 (fr) Procédé de contrôle de l'alimentation en énergie électrique d'une batterie d'un dispositif d'occultation par un panneau photovoltaïque et dispositif d'occultation comportant un système pour un tel contrôle
PL2616329T3 (pl) Statek z otworem do wyjmowania systemu zasilania w energię
GB0820672D0 (en) Power supply control device and method
EP3079216A4 (en) Power control system, power control device, and method for controlling power control system