CN101901041B - 用于控制功率损耗的方法和设备 - Google Patents

用于控制功率损耗的方法和设备 Download PDF

Info

Publication number
CN101901041B
CN101901041B CN201010186885.0A CN201010186885A CN101901041B CN 101901041 B CN101901041 B CN 101901041B CN 201010186885 A CN201010186885 A CN 201010186885A CN 101901041 B CN101901041 B CN 101901041B
Authority
CN
China
Prior art keywords
memory device
background operation
volatile memory
power
command
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Active
Application number
CN201010186885.0A
Other languages
English (en)
Chinese (zh)
Other versions
CN101901041A (zh
Inventor
C·维拉
D·巴卢奇
G·米里基尼
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
NUMONYX BV
Micron Technology Inc
Original Assignee
Micron Technology Inc
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Micron Technology Inc filed Critical Micron Technology Inc
Publication of CN101901041A publication Critical patent/CN101901041A/zh
Application granted granted Critical
Publication of CN101901041B publication Critical patent/CN101901041B/zh
Active legal-status Critical Current
Anticipated expiration legal-status Critical

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F1/00—Details not covered by groups G06F3/00 - G06F13/00 and G06F21/00
    • G06F1/26—Power supply means, e.g. regulation thereof
    • G06F1/30—Means for acting in the event of power-supply failure or interruption, e.g. power-supply fluctuations
    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11C—STATIC STORES
    • G11C5/00—Details of stores covered by group G11C11/00
    • G11C5/14—Power supply arrangements, e.g. power down, chip selection or deselection, layout of wirings or power grids, or multiple supply levels
    • G11C5/143—Detection of memory cassette insertion or removal; Continuity checks of supply or ground lines; Detection of supply variations, interruptions or levels ; Switching between alternative supplies
    • G11C5/144—Detection of predetermined disconnection or reduction of power supply, e.g. power down or power standby

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Power Sources (AREA)
  • Read Only Memory (AREA)
  • Control Of Voltage And Current In General (AREA)
CN201010186885.0A 2009-05-26 2010-05-26 用于控制功率损耗的方法和设备 Active CN101901041B (zh)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US12/472,153 US8504759B2 (en) 2009-05-26 2009-05-26 Method and devices for controlling power loss
US12/472,153 2009-05-26

Publications (2)

Publication Number Publication Date
CN101901041A CN101901041A (zh) 2010-12-01
CN101901041B true CN101901041B (zh) 2016-01-06

Family

ID=43123141

Family Applications (1)

Application Number Title Priority Date Filing Date
CN201010186885.0A Active CN101901041B (zh) 2009-05-26 2010-05-26 用于控制功率损耗的方法和设备

Country Status (6)

Country Link
US (1) US8504759B2 (enExample)
JP (1) JP6066392B2 (enExample)
KR (1) KR101550469B1 (enExample)
CN (1) CN101901041B (enExample)
DE (1) DE102010019487B8 (enExample)
SG (1) SG166735A1 (enExample)

Families Citing this family (56)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US20110271032A1 (en) * 2009-07-30 2011-11-03 Panasonic Corporation Access device and memory controller
US8601202B1 (en) * 2009-08-26 2013-12-03 Micron Technology, Inc. Full chip wear leveling in memory device
US8607089B2 (en) 2011-05-19 2013-12-10 Intel Corporation Interface for storage device access over memory bus
US8671299B2 (en) * 2011-05-26 2014-03-11 Google Inc. Delaying the initiation of transitioning to a lower power mode by placing a computer system into an intermediate power mode between a normal power mode and the lower power mode
CN103797435B (zh) * 2011-07-06 2017-05-31 瑞典爱立信有限公司 用于控制两个集成电路之间的事务交换的方法
US9294224B2 (en) 2011-09-28 2016-03-22 Intel Corporation Maximum-likelihood decoder in a memory controller for synchronization
WO2013048490A1 (en) 2011-09-30 2013-04-04 Intel Corporation Non-volatile random access memory (nvram) as a replacement for traditional mass storage
WO2013048503A1 (en) 2011-09-30 2013-04-04 Intel Corporation Apparatus and method for implementing a multi-level memory hierarchy having different operating modes
WO2013048491A1 (en) 2011-09-30 2013-04-04 Intel Corporation Apparatus, method and system that stores bios in non-volatile random access memory
US9317429B2 (en) 2011-09-30 2016-04-19 Intel Corporation Apparatus and method for implementing a multi-level memory hierarchy over common memory channels
CN103946814B (zh) 2011-09-30 2017-06-06 英特尔公司 计算机系统中的非易失性随机存取存储器的自主初始化
CN103946813B (zh) 2011-09-30 2017-08-25 英特尔公司 基于使用统计量追踪的远存储器访问信号的生成
EP3712774B1 (en) 2011-09-30 2023-02-15 Tahoe Research, Ltd. Apparatus and method for implementing a multi-level memory hierarchy
CN107391397B (zh) 2011-09-30 2021-07-27 英特尔公司 支持近存储器和远存储器访问的存储器通道
WO2013077867A1 (en) 2011-11-22 2013-05-30 Intel Corporation Access control for non-volatile random access memory across platform agents
WO2013089686A1 (en) 2011-12-13 2013-06-20 Intel Corporation A method and system for providing instant responses to sleep state transitions with non-volatile random access memory
CN103975287B (zh) 2011-12-13 2017-04-12 英特尔公司 使用非易失性随机存取存储器的服务器中的增强系统睡眠状态支持
CN103999161B (zh) 2011-12-20 2016-09-28 英特尔公司 用于相变存储器漂移管理的设备和方法
WO2013095404A1 (en) 2011-12-20 2013-06-27 Intel Corporation Dynamic partial power down of memory-side cache in a 2-level memory hierarchy
WO2013095465A1 (en) 2011-12-21 2013-06-27 Intel Corporation High-performance storage structures and systems featuring multiple non-volatile memories
CN104115132B (zh) 2011-12-22 2018-02-06 英特尔公司 借助于存储器通道关闭的功率节约
WO2013095530A1 (en) 2011-12-22 2013-06-27 Intel Corporation Efficient pcms refresh mechanism background
CN104137084B (zh) 2011-12-28 2017-08-11 英特尔公司 提高耐久性和抗攻击性的用于pcm缓存的有效动态随机化地址重映射
US9152428B2 (en) 2012-09-28 2015-10-06 Intel Corporation Alternative boot path support for utilizing non-volatile memory devices
US9329990B2 (en) * 2013-01-11 2016-05-03 Micron Technology, Inc. Host controlled enablement of automatic background operations in a memory device
US9753487B2 (en) 2013-03-14 2017-09-05 Micron Technology, Inc. Serial peripheral interface and methods of operating same
US9195406B2 (en) 2013-06-28 2015-11-24 Micron Technology, Inc. Operation management in a memory device
US9459676B2 (en) 2013-10-28 2016-10-04 International Business Machines Corporation Data storage device control with power hazard mode
US9343116B2 (en) 2014-05-28 2016-05-17 Micron Technology, Inc. Providing power availability information to memory
US10204047B2 (en) 2015-03-27 2019-02-12 Intel Corporation Memory controller for multi-level system memory with coherency unit
US10387259B2 (en) 2015-06-26 2019-08-20 Intel Corporation Instant restart in non volatile system memory computing systems with embedded programmable data checking
US10073659B2 (en) 2015-06-26 2018-09-11 Intel Corporation Power management circuit with per activity weighting and multiple throttle down thresholds
US10108549B2 (en) 2015-09-23 2018-10-23 Intel Corporation Method and apparatus for pre-fetching data in a system having a multi-level system memory
US10185501B2 (en) 2015-09-25 2019-01-22 Intel Corporation Method and apparatus for pinning memory pages in a multi-level system memory
US10261901B2 (en) 2015-09-25 2019-04-16 Intel Corporation Method and apparatus for unneeded block prediction in a computing system having a last level cache and a multi-level system memory
US9792224B2 (en) 2015-10-23 2017-10-17 Intel Corporation Reducing latency by persisting data relationships in relation to corresponding data in persistent memory
US10719236B2 (en) * 2015-11-20 2020-07-21 Arm Ltd. Memory controller with non-volatile buffer for persistent memory operations
US10033411B2 (en) 2015-11-20 2018-07-24 Intel Corporation Adjustable error protection for stored data
US10095618B2 (en) 2015-11-25 2018-10-09 Intel Corporation Memory card with volatile and non volatile memory space having multiple usage model configurations
US9747041B2 (en) 2015-12-23 2017-08-29 Intel Corporation Apparatus and method for a non-power-of-2 size cache in a first level memory device to cache data present in a second level memory device
US10007606B2 (en) 2016-03-30 2018-06-26 Intel Corporation Implementation of reserved cache slots in computing system having inclusive/non inclusive tracking and two level system memory
US10185619B2 (en) 2016-03-31 2019-01-22 Intel Corporation Handling of error prone cache line slots of memory side cache of multi-level system memory
US10120806B2 (en) 2016-06-27 2018-11-06 Intel Corporation Multi-level system memory with near memory scrubbing based on predicted far memory idle time
US10915453B2 (en) 2016-12-29 2021-02-09 Intel Corporation Multi level system memory having different caching structures and memory controller that supports concurrent look-up into the different caching structures
US10445261B2 (en) 2016-12-30 2019-10-15 Intel Corporation System memory having point-to-point link that transports compressed traffic
US20180261281A1 (en) * 2017-03-10 2018-09-13 Micron Technology, Inc. Methods for mitigating power loss events during operation of memory devices and memory devices employing the same
US10884656B2 (en) * 2017-06-16 2021-01-05 Microsoft Technology Licensing, Llc Performing background functions using logic integrated with a memory
US10304814B2 (en) 2017-06-30 2019-05-28 Intel Corporation I/O layout footprint for multiple 1LM/2LM configurations
KR102244921B1 (ko) * 2017-09-07 2021-04-27 삼성전자주식회사 저장 장치 및 그 리프레쉬 방법
US11188467B2 (en) 2017-09-28 2021-11-30 Intel Corporation Multi-level system memory with near memory capable of storing compressed cache lines
US10860244B2 (en) 2017-12-26 2020-12-08 Intel Corporation Method and apparatus for multi-level memory early page demotion
US11099995B2 (en) 2018-03-28 2021-08-24 Intel Corporation Techniques for prefetching data to a first level of memory of a hierarchical arrangement of memory
US11112997B2 (en) * 2018-08-21 2021-09-07 Samsung Electronics Co., Ltd. Storage device and operating method thereof
KR102784807B1 (ko) * 2018-08-21 2025-03-24 삼성전자주식회사 저장 장치 및 그것의 동작 방법
CN110908491B (zh) * 2018-08-28 2023-08-08 上海忆芯实业有限公司 功耗控制方法、控制部件及其电子系统
US11055228B2 (en) 2019-01-31 2021-07-06 Intel Corporation Caching bypass mechanism for a multi-level memory

Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1414443A (zh) * 2001-10-25 2003-04-30 富士施乐株式会社 设备控制系统
CN101147119A (zh) * 2005-02-16 2008-03-19 桑迪士克股份有限公司 快闪存储器中的直接数据文件存储实施技术

Family Cites Families (11)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE69125567T2 (de) 1990-10-18 1997-08-21 Seiko Epson Corp Informationsverarbeitungsvorrichtung für die Sicherung und Wiederherstellung von Daten
JP4302970B2 (ja) * 2002-12-16 2009-07-29 富士通株式会社 差分更新方法、プログラム及び装置
US20040153902A1 (en) * 2003-01-21 2004-08-05 Nexflash Technologies, Inc. Serial flash integrated circuit having error detection and correction
US20040268046A1 (en) * 2003-06-27 2004-12-30 Spencer Andrew M Nonvolatile buffered memory interface
JP2005092922A (ja) 2003-09-12 2005-04-07 Fujitsu Ltd 強誘電体メモリ
JP2007019576A (ja) * 2005-07-05 2007-01-25 Megachips System Solutions Inc カメラシステムの起動方法
US8010764B2 (en) * 2005-07-07 2011-08-30 International Business Machines Corporation Method and system for decreasing power consumption in memory arrays having usage-driven power management
US7984084B2 (en) * 2005-08-03 2011-07-19 SanDisk Technologies, Inc. Non-volatile memory with scheduled reclaim operations
US7801576B2 (en) * 2006-06-09 2010-09-21 Sony Ericsson Mobile Communications Ab Wireless communications devices with self-cleaning displays
KR101075253B1 (ko) * 2006-06-22 2011-10-20 샌디스크 코포레이션 임계 전압의 치밀한 분포가 가능한 비휘발성 메모리의 비 실시간 재 프로그래밍 방법
JP2010267341A (ja) * 2009-05-15 2010-11-25 Renesas Electronics Corp 半導体装置

Patent Citations (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1414443A (zh) * 2001-10-25 2003-04-30 富士施乐株式会社 设备控制系统
CN101147119A (zh) * 2005-02-16 2008-03-19 桑迪士克股份有限公司 快闪存储器中的直接数据文件存储实施技术

Also Published As

Publication number Publication date
US20100306446A1 (en) 2010-12-02
DE102010019487A1 (de) 2010-12-23
KR101550469B1 (ko) 2015-09-04
CN101901041A (zh) 2010-12-01
JP6066392B2 (ja) 2017-01-25
JP2010277685A (ja) 2010-12-09
SG166735A1 (en) 2010-12-29
DE102010019487B8 (de) 2023-02-23
DE102010019487B4 (de) 2022-12-29
US8504759B2 (en) 2013-08-06
KR20100127719A (ko) 2010-12-06

Similar Documents

Publication Publication Date Title
CN101901041B (zh) 用于控制功率损耗的方法和设备
US9542267B2 (en) Enhanced recovery mechanisms
US8181046B2 (en) Transparent self-hibernation of non-volatile memory system
US20120179860A1 (en) Suspension of memory operations for reduced read latency in memory arrays
CN103246536B (zh) 物联定位系统的固件无线升级方法
EP3757749B1 (en) Offload defrag operation for host-managed storage
US9851904B2 (en) Garbage collection while maintaining predetermined writing speed
US10318184B2 (en) Method for operating a non volatile memory of an electronic device and the electronic device implementing the same
KR102179829B1 (ko) 런 타임 배드 셀을 관리하는 스토리지 시스템
CN114879828A (zh) 具有持久性存储器存储装置的固件接口
EP3751407B1 (en) Electronic device and method of utilizing storage space thereof
US20120210116A1 (en) Method and apparatus for booting from a flash memory
US20130080755A1 (en) Method for speeding up the boot time of electric device and electric device using the same
CN105474182B (zh) 在电子设备处于低功率模式的同时支持周期性写操作的存储设备
JP2006085534A (ja) 情報処理装置、情報処理装置のソフトウェア更新方法、プログラム
US11069398B2 (en) Controller and operating method thereof
KR20160111222A (ko) 반도체 메모리 장치 및 메모리 컨트롤러를 포함하는 메모리 시스템, 그것을 포함하는 컴퓨팅 시스템
WO2003077134A1 (fr) Dispositif de reecriture de memoire
JP6859642B2 (ja) 制御装置、電子時計、処理制御方法、及びプログラム
US11449321B2 (en) Controller and method for installing and executing bridge firmware data
KR20160031703A (ko) 스마트 카드의 동작 방법 및 이를 포함하는 스마트 카드 시스템의 동작 방법
JP2016026345A (ja) メモリアレイにおける読み出し待ち時間を短縮するためのメモリ操作の一時停止
CN112148201A (zh) 数据写入方法、装置及存储介质
BR112021024998B1 (pt) Dispositivo eletrônico e método de utilizar seu espaço de armazenamento
CN109863465B (zh) 快闪存储设备及其移动终端

Legal Events

Date Code Title Description
C06 Publication
PB01 Publication
C10 Entry into substantive examination
SE01 Entry into force of request for substantive examination
ASS Succession or assignment of patent right

Free format text: FORMER OWNER: DANIELE BALLUCHI GRAZIANO MIRICHIGNI

Effective date: 20150428

Owner name: MICRON TECHNOLOGY, INC.

Free format text: FORMER OWNER: HENGYI COMPANY

Effective date: 20150428

Owner name: HENGYI COMPANY

Free format text: FORMER OWNER: CORRADO VILLA

Effective date: 20150428

C41 Transfer of patent application or patent right or utility model
TA01 Transfer of patent application right

Effective date of registration: 20150428

Address after: Idaho

Applicant after: Micron Technology, Inc.

Address before: Swiss Rolle

Applicant before: NUMONYX B.V.

Effective date of registration: 20150428

Address after: Swiss Rolle

Applicant after: NUMONYX B.V.

Address before: Milan Italy

Applicant before: C. Villa

Applicant before: D. Barucci

Applicant before: G. Miligini

C14 Grant of patent or utility model
GR01 Patent grant