SE9901781D0 - Mounting arrangement for a semiconductor element - Google Patents

Mounting arrangement for a semiconductor element

Info

Publication number
SE9901781D0
SE9901781D0 SE9901781A SE9901781A SE9901781D0 SE 9901781 D0 SE9901781 D0 SE 9901781D0 SE 9901781 A SE9901781 A SE 9901781A SE 9901781 A SE9901781 A SE 9901781A SE 9901781 D0 SE9901781 D0 SE 9901781D0
Authority
SE
Sweden
Prior art keywords
chip
semiconductor element
pcb
raised members
raised
Prior art date
Application number
SE9901781A
Other languages
English (en)
Other versions
SE523164C2 (sv
SE9901781L (sv
Inventor
Leif Bergstedt
Katarina Boustedt
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9901781A priority Critical patent/SE523164C2/sv
Publication of SE9901781D0 publication Critical patent/SE9901781D0/sv
Priority to PCT/SE2000/000977 priority patent/WO2000070671A1/en
Priority to AU49675/00A priority patent/AU4967500A/en
Publication of SE9901781L publication Critical patent/SE9901781L/sv
Publication of SE523164C2 publication Critical patent/SE523164C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L24/00—Arrangements for connecting or disconnecting semiconductor or solid-state bodies; Methods or apparatus related thereto
    • H01L24/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L24/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2224/00—Indexing scheme for arrangements for connecting or disconnecting semiconductor or solid-state bodies and methods related thereto as covered by H01L24/00
    • H01L2224/80—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected
    • H01L2224/81—Methods for connecting semiconductor or other solid state bodies using means for bonding being attached to, or being formed on, the surface to be connected using a bump connector
    • H01L2224/818—Bonding techniques
    • H01L2224/81801—Soldering or alloying
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01006—Carbon [C]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01013—Aluminum [Al]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01029—Copper [Cu]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01033—Arsenic [As]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01049—Indium [In]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/0105—Tin [Sn]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01061—Promethium [Pm]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/01—Chemical elements
    • H01L2924/01079—Gold [Au]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/013—Alloys
    • H01L2924/014—Solder alloys
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/10251—Elemental semiconductors, i.e. Group IV
    • H01L2924/10253—Silicon [Si]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/102—Material of the semiconductor or solid state bodies
    • H01L2924/1025—Semiconducting materials
    • H01L2924/1026—Compound semiconductors
    • H01L2924/1032—III-V
    • H01L2924/10329—Gallium arsenide [GaAs]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/10—Details of semiconductor or other solid state devices to be connected
    • H01L2924/11—Device type
    • H01L2924/14—Integrated circuits
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/15—Details of package parts other than the semiconductor or other solid state devices to be connected
    • H01L2924/151—Die mounting substrate
    • H01L2924/153—Connection portion
    • H01L2924/1531—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface
    • H01L2924/15311—Connection portion the connection portion being formed only on the surface of the substrate opposite to the die mounting surface being a ball array, e.g. BGA
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L2924/00—Indexing scheme for arrangements or methods for connecting or disconnecting semiconductor or solid-state bodies as covered by H01L24/00
    • H01L2924/30—Technical effects
    • H01L2924/35—Mechanical effects
    • H01L2924/351—Thermal stress
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/303—Surface mounted components, e.g. affixing before soldering, aligning means, spacing means
    • H—ELECTRICITY
    • H05—ELECTRIC TECHNIQUES NOT OTHERWISE PROVIDED FOR
    • H05K—PRINTED CIRCUITS; CASINGS OR CONSTRUCTIONAL DETAILS OF ELECTRIC APPARATUS; MANUFACTURE OF ASSEMBLAGES OF ELECTRICAL COMPONENTS
    • H05K3/00—Apparatus or processes for manufacturing printed circuits
    • H05K3/30—Assembling printed circuits with electric components, e.g. with resistor
    • H05K3/32—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits
    • H05K3/34—Assembling printed circuits with electric components, e.g. with resistor electrically connecting electric components or wires to printed circuits by soldering
    • H05K3/341—Surface mounted components
    • H05K3/3431—Leadless components
    • H05K3/3436—Leadless components having an array of bottom contacts, e.g. pad grid array or ball grid array components

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Wire Bonding (AREA)
  • Electric Connection Of Electric Components To Printed Circuits (AREA)
SE9901781A 1999-05-17 1999-05-17 Monteringsarrangemang för halvledarelement med lödkulor för inriktning till mottagande yta SE523164C2 (sv)

Priority Applications (3)

Application Number Priority Date Filing Date Title
SE9901781A SE523164C2 (sv) 1999-05-17 1999-05-17 Monteringsarrangemang för halvledarelement med lödkulor för inriktning till mottagande yta
PCT/SE2000/000977 WO2000070671A1 (en) 1999-05-17 2000-05-17 Mounting arrangement for a semiconductor element
AU49675/00A AU4967500A (en) 1999-05-17 2000-05-17 Mounting arrangement for a semiconductor element

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9901781A SE523164C2 (sv) 1999-05-17 1999-05-17 Monteringsarrangemang för halvledarelement med lödkulor för inriktning till mottagande yta

Publications (3)

Publication Number Publication Date
SE9901781D0 true SE9901781D0 (sv) 1999-05-17
SE9901781L SE9901781L (sv) 2000-11-18
SE523164C2 SE523164C2 (sv) 2004-03-30

Family

ID=20415618

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9901781A SE523164C2 (sv) 1999-05-17 1999-05-17 Monteringsarrangemang för halvledarelement med lödkulor för inriktning till mottagande yta

Country Status (3)

Country Link
AU (1) AU4967500A (sv)
SE (1) SE523164C2 (sv)
WO (1) WO2000070671A1 (sv)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
DE102004037817B4 (de) 2004-08-04 2014-08-07 Epcos Ag Elektrisches Bauelement in Flip-Chip-Bauweise
US8686560B2 (en) * 2010-04-07 2014-04-01 Maxim Integrated Products, Inc. Wafer-level chip-scale package device having bump assemblies configured to mitigate failures due to stress

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3871015A (en) * 1969-08-14 1975-03-11 Ibm Flip chip module with non-uniform connector joints
US4545610A (en) * 1983-11-25 1985-10-08 International Business Machines Corporation Method for forming elongated solder connections between a semiconductor device and a supporting substrate
JPH07307410A (ja) * 1994-05-16 1995-11-21 Hitachi Ltd 半導体装置
KR100192766B1 (ko) * 1995-07-05 1999-06-15 황인길 솔더볼을 입출력 단자로 사용하는 볼그리드 어레이 반도체 패키지의 솔더볼 평탄화 방법 및 그 기판구조
KR20010023027A (ko) * 1997-08-19 2001-03-26 가나이 쓰토무 범프 전극 형성 방법 및 반도체 장치 제조 방법

Also Published As

Publication number Publication date
AU4967500A (en) 2000-12-05
SE523164C2 (sv) 2004-03-30
WO2000070671A1 (en) 2000-11-23
SE9901781L (sv) 2000-11-18

Similar Documents

Publication Publication Date Title
EP0248314A3 (en) Soldering of electronic components
MY125582A (en) Process for surface mounting flip chip carrier modules.
EP0350593A3 (en) Electronic package with heat spreader member
EP0896501A3 (en) Mounting structure for one or more semiconductor devices
MY123847A (en) Flip chip attach on flexible circuit carrier using chip with metallic cap on solder
WO2000054322A8 (en) Flip chip with integrated flux and underfill
WO2005048311A3 (en) Bump-on-lead flip chip interconnection
CA2147396A1 (en) Supporting Member for Cooling Means and Electronic Package Using the Same
TW200629507A (en) Lead pin for mounting semiconductor and wiring board
WO2003010796A3 (en) Structure and method for fabrication of a leadless chip carrier with embedded antenna
EP0875935A3 (en) Semiconductor device having a projecting electrode
KR940022765A (ko) 반도체 장치의 상호 접속구조 및 상호접속 방법
WO2003017324A8 (en) Structure and method for fabrication of a leadless chip carrier with embedded inductor
JPS55121670A (en) Chip package for vertical semiconductor integrated circuit
EP1677349A4 (en) SUBSTRATE FOR MOUNTING A SEMICONDUCTOR
MY126026A (en) Method and apparatus for extending fatigue life of solder joints in a semiconductor device
US8766453B2 (en) Packaged integrated circuit having large solder pads and method for forming
JPH08279670A (ja) 電子部品の表面実装構造
MY126386A (en) Method for packaging an integrated circuit
EP0918355A3 (en) Solder bump input/output pad for a surface mount circuit device
US6560108B2 (en) Chip scale packaging on CTE matched printed wiring boards
EP0966038A3 (en) Bonding of semiconductor power devices
SE9901781D0 (sv) Mounting arrangement for a semiconductor element
WO1997037374A3 (en) Method of packaging multiple integrated circuit chips in a standard semiconductor device package
AU2003263368A1 (en) Selective connection in ic packaging

Legal Events

Date Code Title Description
NUG Patent has lapsed