SE9901233D0 - Offsetkompensering i analog-digital-omvandlare - Google Patents

Offsetkompensering i analog-digital-omvandlare

Info

Publication number
SE9901233D0
SE9901233D0 SE9901233A SE9901233A SE9901233D0 SE 9901233 D0 SE9901233 D0 SE 9901233D0 SE 9901233 A SE9901233 A SE 9901233A SE 9901233 A SE9901233 A SE 9901233A SE 9901233 D0 SE9901233 D0 SE 9901233D0
Authority
SE
Sweden
Prior art keywords
digital converter
analogue
analog
multiplied
offset compensation
Prior art date
Application number
SE9901233A
Other languages
English (en)
Other versions
SE514073C2 (sv
SE9901233L (sv
Inventor
Jan-Erik Eklund
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9901233A priority Critical patent/SE514073C2/sv
Publication of SE9901233D0 publication Critical patent/SE9901233D0/sv
Priority to TW088114712A priority patent/TW443037B/zh
Priority to JP2000610128A priority patent/JP2002541708A/ja
Priority to CNB008059055A priority patent/CN1148003C/zh
Priority to AU38521/00A priority patent/AU3852100A/en
Priority to KR1020017012698A priority patent/KR20010108452A/ko
Priority to PCT/SE2000/000494 priority patent/WO2000060743A1/en
Priority to EP00917565A priority patent/EP1179223B1/en
Priority to CA002368567A priority patent/CA2368567A1/en
Priority to DE60015325T priority patent/DE60015325T2/de
Priority to US09/544,335 priority patent/US6377195B1/en
Publication of SE9901233L publication Critical patent/SE9901233L/sv
Publication of SE514073C2 publication Critical patent/SE514073C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/06—Continuously compensating for, or preventing, undesired influence of physical parameters
    • H03M1/0617—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence
    • H03M1/0634—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale
    • H03M1/0636—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the amplitude domain
    • H03M1/0639—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the amplitude domain using dither, e.g. using triangular or sawtooth waveforms
    • H03M1/0641—Continuously compensating for, or preventing, undesired influence of physical parameters characterised by the use of methods or means not specific to a particular type of detrimental influence by averaging out the errors, e.g. using sliding scale in the amplitude domain using dither, e.g. using triangular or sawtooth waveforms the dither being a random signal
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M1/00—Analogue/digital conversion; Digital/analogue conversion
    • H03M1/12—Analogue/digital converters
    • H03M1/1205—Multiplexed conversion systems
    • H03M1/121—Interleaved, i.e. using multiple converters or converter parts for one channel
    • H03M1/1215—Interleaved, i.e. using multiple converters or converter parts for one channel using time-division multiplexing

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Analogue/Digital Conversion (AREA)
SE9901233A 1999-04-07 1999-04-07 Offsetkompensering i analog-digital-omvandlare SE514073C2 (sv)

Priority Applications (11)

Application Number Priority Date Filing Date Title
SE9901233A SE514073C2 (sv) 1999-04-07 1999-04-07 Offsetkompensering i analog-digital-omvandlare
TW088114712A TW443037B (en) 1999-04-07 1999-08-27 Parallel analogue-digital converter and method of offset compensating the same
DE60015325T DE60015325T2 (de) 1999-04-07 2000-03-13 Offset-kompensation in analog-digital wandlern
AU38521/00A AU3852100A (en) 1999-04-07 2000-03-13 Offset compensation in analogue-digital converters
CNB008059055A CN1148003C (zh) 1999-04-07 2000-03-13 模数变换器中的偏压补偿
JP2000610128A JP2002541708A (ja) 1999-04-07 2000-03-13 アナログ・デジタル変換器におけるオフセットの補償
KR1020017012698A KR20010108452A (ko) 1999-04-07 2000-03-13 아날로그-디지털 변환기 내의 오프셋 보상
PCT/SE2000/000494 WO2000060743A1 (en) 1999-04-07 2000-03-13 Offset compensation in analogue-digital converters
EP00917565A EP1179223B1 (en) 1999-04-07 2000-03-13 Offset compensation in analogue-digital converters
CA002368567A CA2368567A1 (en) 1999-04-07 2000-03-13 Offset compensation in analogue-digital converters
US09/544,335 US6377195B1 (en) 1999-04-07 2000-04-06 Offset compensation in parallel analogue-digital converters

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9901233A SE514073C2 (sv) 1999-04-07 1999-04-07 Offsetkompensering i analog-digital-omvandlare

Publications (3)

Publication Number Publication Date
SE9901233D0 true SE9901233D0 (sv) 1999-04-07
SE9901233L SE9901233L (sv) 2000-10-08
SE514073C2 SE514073C2 (sv) 2000-12-18

Family

ID=20415129

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9901233A SE514073C2 (sv) 1999-04-07 1999-04-07 Offsetkompensering i analog-digital-omvandlare

Country Status (11)

Country Link
US (1) US6377195B1 (sv)
EP (1) EP1179223B1 (sv)
JP (1) JP2002541708A (sv)
KR (1) KR20010108452A (sv)
CN (1) CN1148003C (sv)
AU (1) AU3852100A (sv)
CA (1) CA2368567A1 (sv)
DE (1) DE60015325T2 (sv)
SE (1) SE514073C2 (sv)
TW (1) TW443037B (sv)
WO (1) WO2000060743A1 (sv)

Families Citing this family (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP3971414B2 (ja) * 2004-07-16 2007-09-05 ローム株式会社 Ａ／ｄ変換装置、およびこれを用いた通信機器
US7391196B2 (en) * 2005-09-30 2008-06-24 Silicon Laboratories Inc. In system analysis and compensation for a digital PWM controller
US8139630B2 (en) * 2005-10-03 2012-03-20 Clariphy Communications, Inc. High-speed receiver architecture
US8831074B2 (en) 2005-10-03 2014-09-09 Clariphy Communications, Inc. High-speed receiver architecture
US7576676B2 (en) * 2006-02-02 2009-08-18 Clariphy Communications, Inc. Analog-to-digital converter using lookahead pipelined architecture and open-loop residue amplifiers
US8483343B2 (en) * 2005-10-03 2013-07-09 Clariphy Communications, Inc. High-speed receiver architecture
US7852913B2 (en) * 2005-10-03 2010-12-14 Clariphy Communications, Inc. High-speed receiver architecture
US7778320B2 (en) * 2005-10-03 2010-08-17 Clariphy Communications, Inc. Multi-channel equalization to compensate for impairments introduced by interleaved devices
US8094056B2 (en) * 2006-02-02 2012-01-10 Clariphy Communications, Inc. Analog-to-digital converter
US7808417B2 (en) * 2007-09-14 2010-10-05 Clariphy Communications, Inc. Analog-to-digital converter
US8269657B2 (en) * 2009-06-26 2012-09-18 Intersil Americas Inc. Background calibration of offsets in interleaved analog to digital converters
EP2483891A2 (en) * 2009-09-28 2012-08-08 Arctic Silicon Devices As Input configuration for analog to digital converter
TWI489784B (zh) 2012-03-16 2015-06-21 Ind Tech Res Inst 時間交錯式類比數位轉換器之時序校正電路及時序校正方法
JP2014165658A (ja) * 2013-02-25 2014-09-08 Toshiba Corp Ａｄ変換器

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4633226A (en) * 1984-12-17 1986-12-30 Black Jr William C Multiple channel analog-to-digital converters
GB8818703D0 (en) * 1988-08-05 1988-09-07 Gen Electric Co Plc Delta sigma modulator arrangements
US5272481A (en) * 1991-07-02 1993-12-21 David Sarnoff Research Center, Inc. Successive approximation analog to digital converter employing plural feedback digital to analog converters
SE500357C2 (sv) 1992-01-31 1994-06-06 Silicon Construction Sweden Ab Arrangemang för analog/digital-omvandling
DK0607712T3 (da) * 1993-01-20 2002-01-14 Schlumberger Ind Sa Frekvensmoduleret integratorkredsløb
US5675334A (en) * 1996-02-12 1997-10-07 Analog Devices, Inc. Analog to digital conversion system
SE513044C2 (sv) * 1997-12-29 2000-06-26 Ericsson Telefon Ab L M Analog-digitalomvandlare med global klocka och global strömställare
US6137431A (en) * 1999-02-09 2000-10-24 Massachusetts Institute Of Technology Oversampled pipeline A/D converter with mismatch shaping

Also Published As

Publication number Publication date
EP1179223A1 (en) 2002-02-13
KR20010108452A (ko) 2001-12-07
EP1179223B1 (en) 2004-10-27
US6377195B1 (en) 2002-04-23
CN1347592A (zh) 2002-05-01
TW443037B (en) 2001-06-23
DE60015325T2 (de) 2005-10-20
SE514073C2 (sv) 2000-12-18
SE9901233L (sv) 2000-10-08
WO2000060743A1 (en) 2000-10-12
CN1148003C (zh) 2004-04-28
AU3852100A (en) 2000-10-23
JP2002541708A (ja) 2002-12-03
CA2368567A1 (en) 2000-10-12
DE60015325D1 (en) 2004-12-02

Similar Documents

Publication Publication Date Title
SE9901233L (sv) Offsetkompensering i analog-digital-omvandlare
DK0613256T3 (da) Analog-digitalomsætter med moduleret rystesignal
GB9109637D0 (en) Analogue-to-digital and digital-to-analogue converters
DE59108849D1 (de) Hochgenauer Analog-Digital-Umsetzer nach dem Ladungsausgleichverfahren
ATE456193T1 (de) Wandler, schaltung und verfahren zur kompensation von ungenauigkeiten in eienem sigma delta wandler
ATE30286T1 (de) Analog-digital-wandler.
EP0361965A3 (en) Pulse width modulation type digital-to-analog converter
WO2002089316A3 (en) Analog to digital modulator
FR2656930B1 (fr) Circuit de mesure numerique d'un signal electrique.
KR910003949A (ko) 신호원 장치 및 디지탈-아날로그 변환기
DE3778097D1 (de) Verfahren zur compensation der offset-spannung eines regelverstaerkers und schaltungsanordnung zur durchfuehrung des verfahrens.
ATE413019T1 (de) Multiplex analog/digital wandler
KR960032908A (ko) 잡음 제거 회로
EP0399120A3 (en) D/a conversion circuit
ATE527749T1 (de) Frequenzumsetzer unter verwendung von unterdrückung der trägerselbstmischung
DE3854535D1 (de) Schaltung zur Kompensierung der Nichtlinearität der Ein-/Ausgangscharakteristik eines AD-Wandlers vom Parallel-Typ.
DE59704535D1 (de) Verfahren und anordnung zum umwandeln eines akustischen signals in ein elektrisches signal
WO2002047273A3 (de) Analog-digital-wandler und verfahren zur wandlung eines analogsignals in ein digitalsignal
WO2003058820A3 (de) Verfahren zur interpolation mindestens zweier positionsabhängiger, periodischer, zueinander phasenverschobener analogsignale
SE0201272L (sv) Digital-/Analogomvandlare med felkompensering
EP1255357A3 (en) Correction of operational amplifier gain error in pipelined analog to digital converters
JPS57148421A (en) Nonlinear digital-to-analog converter
JPS57180230A (en) Analog-to-digital conversion circuit
DE59005230D1 (de) Einrichtung zur Umwandlung der Abtastraten von Digitalsignalen.
JPS55123232A (en) Analog-to-digital converter