SE9401882L - Anordning för omvandling av ett binärt flyttal till en 2- logaritm i binär form eller omvänt - Google Patents

Anordning för omvandling av ett binärt flyttal till en 2- logaritm i binär form eller omvänt

Info

Publication number
SE9401882L
SE9401882L SE9401882A SE9401882A SE9401882L SE 9401882 L SE9401882 L SE 9401882L SE 9401882 A SE9401882 A SE 9401882A SE 9401882 A SE9401882 A SE 9401882A SE 9401882 L SE9401882 L SE 9401882L
Authority
SE
Sweden
Prior art keywords
logarithm
floating
binary
point number
adder
Prior art date
Application number
SE9401882A
Other languages
Unknown language ( )
English (en)
Other versions
SE502892C2 (sv
SE9401882D0 (sv
Inventor
Erik Hertz
Original Assignee
Foersvarets Forskningsanstalt
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Foersvarets Forskningsanstalt filed Critical Foersvarets Forskningsanstalt
Priority to SE9401882A priority Critical patent/SE502892C2/sv
Publication of SE9401882D0 publication Critical patent/SE9401882D0/sv
Priority to PCT/SE1995/000620 priority patent/WO1995033308A1/en
Publication of SE9401882L publication Critical patent/SE9401882L/sv
Publication of SE502892C2 publication Critical patent/SE502892C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03M—CODING; DECODING; CODE CONVERSION IN GENERAL
    • H03M7/00—Conversion of a code where information is represented by a given sequence or number of digits to a code where the same, similar or subset of information is represented by a different sequence or number of digits
    • H03M7/14—Conversion to or from non-weighted codes
    • H03M7/24—Conversion to or from floating-point codes

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Complex Calculations (AREA)
  • Analogue/Digital Conversion (AREA)
SE9401882A 1994-06-01 1994-06-01 Anordning för omvandling av ett binärt flyttal till en 2-logaritm i binär form eller omvänt SE502892C2 (sv)

Priority Applications (2)

Application Number Priority Date Filing Date Title
SE9401882A SE502892C2 (sv) 1994-06-01 1994-06-01 Anordning för omvandling av ett binärt flyttal till en 2-logaritm i binär form eller omvänt
PCT/SE1995/000620 WO1995033308A1 (en) 1994-06-01 1995-05-31 A device for conversion of a binary floating-point number into a binary 2-logarithm or the opposite

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9401882A SE502892C2 (sv) 1994-06-01 1994-06-01 Anordning för omvandling av ett binärt flyttal till en 2-logaritm i binär form eller omvänt

Publications (3)

Publication Number Publication Date
SE9401882D0 SE9401882D0 (sv) 1994-06-01
SE9401882L true SE9401882L (sv) 1995-12-02
SE502892C2 SE502892C2 (sv) 1996-02-12

Family

ID=20394197

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9401882A SE502892C2 (sv) 1994-06-01 1994-06-01 Anordning för omvandling av ett binärt flyttal till en 2-logaritm i binär form eller omvänt

Country Status (2)

Country Link
SE (1) SE502892C2 (sv)
WO (1) WO1995033308A1 (sv)

Families Citing this family (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7284027B2 (en) 2000-05-15 2007-10-16 Qsigma, Inc. Method and apparatus for high speed calculation of non-linear functions and networks using non-linear function calculations for digital signal processing

Family Cites Families (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5365465A (en) * 1991-12-26 1994-11-15 Texas Instruments Incorporated Floating point to logarithm converter
SE470542B (sv) * 1992-12-07 1994-07-25 Foersvarets Forskningsanstalt Anordning för omvandling av ett binärt flyttal till en 2- logaritm i binär form eller omvänt
FI96810C (sv) * 1993-05-26 1996-08-26 Nokia Oy Ab Förfarande och anordning för att omvandla en analog signal till ett digitalt flyttal och för att omvandla ett digitalt flyttal till en analog signal

Also Published As

Publication number Publication date
WO1995033308A1 (en) 1995-12-07
SE502892C2 (sv) 1996-02-12
SE9401882D0 (sv) 1994-06-01

Similar Documents

Publication Publication Date Title
KR900002169A (ko) 부동 소수점 연산장치
JPS5776634A (en) Digital signal processor
JPS5776635A (en) Floating multiplying circuit
DE3279459D1 (en) Processing circuits for operating on digital data words which are elements of a galois field
TW347513B (en) A novel division algorithm for floating point or integer numbers
SE9203683L (sv) Anordning för omvandling av ett binärt flyttal till en 2- logaritm i binär form eller omvänt
CA2119283A1 (en) Multiplier Circuit and Division Circuit
SE9401882L (sv) Anordning för omvandling av ett binärt flyttal till en 2- logaritm i binär form eller omvänt
JPS5739472A (en) Operation system of digital differential analyzer
JPS5748141A (en) Address conversion system
JPS5663649A (en) Parallel multiplication apparatus
JPS6484333A (en) Divider
JPS57196351A (en) Floating point multiplying circuit
GB1321067A (en) Digital calculating apparatus
KR940007927B1 (ko) 디지탈 필터의 곱셈회로
Gharajeh A novel value-based multiplier architecture to multiply BCD numbers by powers of 10
KR910018920A (ko) 신경 회로망을 이용한 이산형 코사인 변환용 집적회로
JPS55116143A (en) Data processor
JPS5515524A (en) Digital arithmetic circuit
JPS5515522A (en) Digital arithmetic circuit
JPS5734246A (en) Division circuit
JPS531423A (en) Input control unit for electronic computers
SU682907A2 (ru) Частотно-импульсное множительно- делительное устройство
Turner The distribution of lsd and its implications for computer design
JPS5539920A (en) Pipeline multiplication system

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 9401882-7

Format of ref document f/p: F