SE7713735L - Laddningskopplat minne samt metod for att utnyttja minnet - Google Patents

Laddningskopplat minne samt metod for att utnyttja minnet

Info

Publication number
SE7713735L
SE7713735L SE7713735A SE7713735A SE7713735L SE 7713735 L SE7713735 L SE 7713735L SE 7713735 A SE7713735 A SE 7713735A SE 7713735 A SE7713735 A SE 7713735A SE 7713735 L SE7713735 L SE 7713735L
Authority
SE
Sweden
Prior art keywords
charge
cell
level
voltage
utilized
Prior art date
Application number
SE7713735A
Other languages
Unknown language ( )
English (en)
Swedish (sv)
Inventor
N G Anantha
F Y Chang
B J Rubin
Original Assignee
Ibm
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ibm filed Critical Ibm
Publication of SE7713735L publication Critical patent/SE7713735L/

Links

Classifications

    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/282Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]
    • G11C19/285Peripheral circuits, e.g. for writing into the first stage; for reading-out of the last stage
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/28Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements
    • G11C19/282Digital stores in which the information is moved stepwise, e.g. shift registers using semiconductor elements with charge storage in a depletion layer, i.e. charge coupled devices [CCD]
    • GPHYSICS
    • G11INFORMATION STORAGE
    • G11CSTATIC STORES
    • G11C19/00Digital stores in which the information is moved stepwise, e.g. shift registers
    • G11C19/34Digital stores in which the information is moved stepwise, e.g. shift registers using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency
    • G11C19/36Digital stores in which the information is moved stepwise, e.g. shift registers using storage elements with more than two stable states represented by steps, e.g. of voltage, current, phase, frequency using multistable semiconductor elements

Landscapes

  • Shift Register Type Memory (AREA)
  • Networks Using Active Elements (AREA)
  • Static Random-Access Memory (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Solid State Image Pick-Up Elements (AREA)
  • Read Only Memory (AREA)
SE7713735A 1976-12-06 1977-12-05 Laddningskopplat minne samt metod for att utnyttja minnet SE7713735L (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US05/747,658 US4139910A (en) 1976-12-06 1976-12-06 Charge coupled device memory with method of doubled storage capacity and independent of process parameters and temperature

Publications (1)

Publication Number Publication Date
SE7713735L true SE7713735L (sv) 1978-06-07

Family

ID=25006081

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7713735A SE7713735L (sv) 1976-12-06 1977-12-05 Laddningskopplat minne samt metod for att utnyttja minnet

Country Status (8)

Country Link
US (1) US4139910A (enExample)
JP (1) JPS5370736A (enExample)
DE (1) DE2753570A1 (enExample)
FR (1) FR2373126A1 (enExample)
GB (1) GB1544746A (enExample)
IT (1) IT1113785B (enExample)
NL (1) NL7712883A (enExample)
SE (1) SE7713735L (enExample)

Families Citing this family (13)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4206370A (en) * 1976-12-20 1980-06-03 Motorola, Inc. Serial-parallel-loop CCD register
US4196389A (en) * 1978-07-13 1980-04-01 International Business Machines Corporation Test site for a charged coupled device (CCD) array
US4246496A (en) * 1978-07-17 1981-01-20 International Business Machines Corporation Voltage-to-charge transducer
US4185324A (en) * 1978-08-03 1980-01-22 Ncr Corporation Data storage system
US4202046A (en) * 1978-09-01 1980-05-06 Ncr Corporation Data storage system for storing multilevel signals
US4300210A (en) * 1979-12-27 1981-11-10 International Business Machines Corp. Calibrated sensing system
US4306300A (en) * 1979-12-31 1981-12-15 International Business Machines Corporation Multi-level charge-coupled device memory system including analog-to-digital and trigger comparator circuits
US4459609A (en) * 1981-09-14 1984-07-10 International Business Machines Corporation Charge-stabilized memory
US4916657A (en) * 1985-12-12 1990-04-10 Alcatel Usa, Corp. Single instruction multiple data (SIMD) cellular array processing apparatus employing multiple state logic for coupling to data buses
US6002614A (en) 1991-02-08 1999-12-14 Btg International Inc. Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell
US5218569A (en) 1991-02-08 1993-06-08 Banks Gerald J Electrically alterable non-volatile memory with n-bits per memory cell
US6353554B1 (en) 1995-02-27 2002-03-05 Btg International Inc. Memory apparatus including programmable non-volatile multi-bit memory cell, and apparatus and method for demarcating memory states of the cell
AUPO799197A0 (en) * 1997-07-15 1997-08-07 Silverbrook Research Pty Ltd Image processing method and apparatus (ART01)

Family Cites Families (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3772658A (en) * 1971-02-05 1973-11-13 Us Army Electronic memory having a page swapping capability
US3789247A (en) * 1972-07-03 1974-01-29 Ibm Dynamically ordered bidirectional shift register having charge coupled devices
US3930255A (en) * 1974-02-06 1975-12-30 Us Navy Analog to digital conversion by charge transfer device
US3891977A (en) * 1974-07-15 1975-06-24 Fairchild Camera Instr Co Charge coupled memory device
US3958210A (en) * 1975-02-05 1976-05-18 Rca Corporation Charge coupled device systems

Also Published As

Publication number Publication date
FR2373126B1 (enExample) 1980-08-08
GB1544746A (en) 1979-04-25
DE2753570A1 (de) 1978-06-08
JPS5370736A (en) 1978-06-23
US4139910A (en) 1979-02-13
FR2373126A1 (fr) 1978-06-30
NL7712883A (nl) 1978-06-08
IT1113785B (it) 1986-01-20
JPS5610720B2 (enExample) 1981-03-10

Similar Documents

Publication Publication Date Title
SE7713735L (sv) Laddningskopplat minne samt metod for att utnyttja minnet
Zhang et al. A novel model of the initial state of charge estimation for LiFePO4 batteries
Li et al. Capacitor-based cross-point array for analog neural network with record symmetry and linearity
EP0031950A3 (en) Memory device
IT1079834B (it) Elettrodo di litio per accumulatori di energia elettrica
IT1230089B (it) Cella elettrochimica ricaricabile ad alta temperatura.
EP3002599B1 (en) Method for correcting voltage sensor included in battery rack
Zhang et al. A MPPT method based on improved fibonacci search photovoltaic array
JPS6027116B2 (ja) 未知の電荷の感知装置
CHANDROL et al. Optimal location of battery swapping station for EV using PSO
IE800980L (en) Testing
GB1393074A (en) System for the transfer of control data
RU17996U1 (ru) Имитатор сигналов аккумуляторной батареи
SU1534630A1 (ru) Система зар да
SU868688A1 (ru) Устройство дл регистрации информации
JPS5671884A (en) Nonvolatile semiconductor storage device
SU726543A1 (ru) Устройство дл решени дифференциальных уравнений
JPS5285429A (en) Inspection method of semiconductor memory device
SU1345323A1 (ru) Генератор парафазного пилообразного напр жени
SU1107175A1 (ru) Накопитель информации
Lawder Modeling, simulation, and analysis of lithium-ion batteries for grid-scale applications
SU877659A1 (ru) Устройство дл измерени сопротивлени короткого замыкани химического источника тока
JPS5488740A (en) Charge input method for charge coupler
SU744736A1 (ru) Устройство дл контрол оперативной пам ти
SE9002030D0 (sv) Method for writing data in testing memory device and circuit for testing memory device

Legal Events

Date Code Title Description
NAV Patent application has lapsed

Ref document number: 7713735-4

Format of ref document f/p: F