SE515177C2 - Kvadratisk väljararkitektur - Google Patents

Kvadratisk väljararkitektur

Info

Publication number
SE515177C2
SE515177C2 SE9201697A SE9201697A SE515177C2 SE 515177 C2 SE515177 C2 SE 515177C2 SE 9201697 A SE9201697 A SE 9201697A SE 9201697 A SE9201697 A SE 9201697A SE 515177 C2 SE515177 C2 SE 515177C2
Authority
SE
Sweden
Prior art keywords
output
buffers
buffer
input
buffering level
Prior art date
Application number
SE9201697A
Other languages
English (en)
Swedish (sv)
Other versions
SE9201697D0 (sv
SE9201697L (sv
Inventor
Rolf Stefan Sandin
Per Arvid Martin Ljungberg
Original Assignee
Ericsson Telefon Ab L M
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ericsson Telefon Ab L M filed Critical Ericsson Telefon Ab L M
Priority to SE9201697A priority Critical patent/SE515177C2/sv
Publication of SE9201697D0 publication Critical patent/SE9201697D0/xx
Priority to US08/067,012 priority patent/US5471468A/en
Priority to KR1019940704374A priority patent/KR100253517B1/ko
Priority to BR9306457A priority patent/BR9306457A/pt
Priority to EP93913718A priority patent/EP0717901B1/en
Priority to DE69333739T priority patent/DE69333739T2/de
Priority to PCT/SE1993/000474 priority patent/WO1993025032A1/en
Priority to AU43650/93A priority patent/AU670442B2/en
Priority to MX9303190A priority patent/MX9303190A/es
Priority to CN93106792A priority patent/CN1081054A/zh
Publication of SE9201697L publication Critical patent/SE9201697L/
Priority to NO944468A priority patent/NO944468D0/no
Priority to FI945646A priority patent/FI945646A/fi
Publication of SE515177C2 publication Critical patent/SE515177C2/sv

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/15—Interconnection of switching modules
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/10—Packet switching elements characterised by the switching fabric construction
    • H04L49/101—Packet switching elements characterised by the switching fabric construction using crossbar or matrix
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04L—TRANSMISSION OF DIGITAL INFORMATION, e.g. TELEGRAPHIC COMMUNICATION
    • H04L49/00—Packet switching elements
    • H04L49/30—Peripheral units, e.g. input or output ports
    • H04L49/3027—Output queuing

Landscapes

  • Engineering & Computer Science (AREA)
  • Computer Networks & Wireless Communication (AREA)
  • Signal Processing (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Data Exchanges In Wide-Area Networks (AREA)
  • Use Of Switch Circuits For Exchanges And Methods Of Control Of Multiplex Exchanges (AREA)
SE9201697A 1992-06-01 1992-06-01 Kvadratisk väljararkitektur SE515177C2 (sv)

Priority Applications (12)

Application Number Priority Date Filing Date Title
SE9201697A SE515177C2 (sv) 1992-06-01 1992-06-01 Kvadratisk väljararkitektur
US08/067,012 US5471468A (en) 1992-06-01 1993-05-26 Square switching architecture
AU43650/93A AU670442B2 (en) 1992-06-01 1993-05-27 Square switching architecture
PCT/SE1993/000474 WO1993025032A1 (en) 1992-06-01 1993-05-27 Square switching architecture
BR9306457A BR9306457A (pt) 1992-06-01 1993-05-27 Comutador compactado com uma arquitetura de ligação compreendendo uma rede cruzada de elos de ligação de entrada e saída
EP93913718A EP0717901B1 (en) 1992-06-01 1993-05-27 Square switching architecture
DE69333739T DE69333739T2 (de) 1992-06-01 1993-05-27 Quadratische vermittlungsarchitektur
KR1019940704374A KR100253517B1 (ko) 1992-06-01 1993-05-27 스위칭 아키텍쳐를 갖는 패킷 스위치
MX9303190A MX9303190A (es) 1992-06-01 1993-05-28 Arquitectura de conmutacion cuadrada.
CN93106792A CN1081054A (zh) 1992-06-01 1993-06-01 方形交换体系
NO944468A NO944468D0 (no) 1992-06-01 1994-11-22 Kvadratisk svitsjearkitektur
FI945646A FI945646A (fi) 1992-06-01 1994-11-30 Neliömäinen kytkentäarkkitehtuuri

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE9201697A SE515177C2 (sv) 1992-06-01 1992-06-01 Kvadratisk väljararkitektur

Publications (3)

Publication Number Publication Date
SE9201697D0 SE9201697D0 (sv) 1992-06-01
SE9201697L SE9201697L (sv) 1993-12-02
SE515177C2 true SE515177C2 (sv) 2001-06-25

Family

ID=20386389

Family Applications (1)

Application Number Title Priority Date Filing Date
SE9201697A SE515177C2 (sv) 1992-06-01 1992-06-01 Kvadratisk väljararkitektur

Country Status (11)

Country Link
US (1) US5471468A (ko)
EP (1) EP0717901B1 (ko)
KR (1) KR100253517B1 (ko)
CN (1) CN1081054A (ko)
AU (1) AU670442B2 (ko)
BR (1) BR9306457A (ko)
DE (1) DE69333739T2 (ko)
FI (1) FI945646A (ko)
MX (1) MX9303190A (ko)
SE (1) SE515177C2 (ko)
WO (1) WO1993025032A1 (ko)

Families Citing this family (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5862128A (en) * 1995-12-29 1999-01-19 Gte Laboratories Inc Merged buffer signal switch
US5813040A (en) * 1995-12-29 1998-09-22 Gte Laboratories Inc Write controller for a CAM-based switch with lineraly searchable memory utilizing hardware-encoded status tags to indicate avaliablity of each memory location for writing
US5774463A (en) * 1995-12-29 1998-06-30 Gte Laboratories Incorporated Switching matrix with contention arbitration
US5872787A (en) * 1996-05-15 1999-02-16 Gte Laboratories Incorporated Distributed switch buffer utilizing cascaded modular switch chips
US6018523A (en) * 1997-10-22 2000-01-25 Lucent Technologies, Inc. Switching networks having improved layouts
US6360281B1 (en) * 1998-05-29 2002-03-19 3Com Corporation System and method for communicating with a serial communications device using multiple virtual ports
US6067267A (en) * 1998-08-12 2000-05-23 Toshiba America Electronic Components, Inc. Four-way interleaved FIFO architecture with look ahead conditional decoder for PCI applications
SE518427C2 (sv) 2000-01-21 2002-10-08 Gunnar Karlsson Förfarande och anordning för multiplexering av dataflöden
FR2832823A1 (fr) * 2001-11-23 2003-05-30 Koninkl Philips Electronics Nv Dispositif de commutation muni de moyens de tests integres

Family Cites Families (14)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
BE754135A (fr) * 1969-10-17 1970-12-31 Burroughs Corp Circuit selecteur a grande vitesse
US4165497A (en) * 1977-11-11 1979-08-21 Aiken Industries Inc. Wideband RF switching matrix
US4470139A (en) * 1981-12-28 1984-09-04 Northern Telecom Limited Switching network for use in a time division multiplex system
US4754451A (en) * 1986-08-06 1988-06-28 American Telephone And Telegraph Company, At&T Bell Laboratories N-by-N "knockout" switch for a high-performance packet switching system with variable length packets
US4817082A (en) * 1987-03-09 1989-03-28 American Telephone And Telegraph Company, At&T Bell Laboratories Crosspoint switching system using control rings with fast token circulation
CA1292054C (en) * 1987-05-15 1991-11-12 Hitachi, Ltd. Packet switching equipment and a packet switching method for controlling packet switched networks
JPH0683261B2 (ja) * 1987-05-26 1994-10-19 富士通株式会社 ヘッダ駆動形パケット交換機
DE3742748A1 (de) * 1987-12-17 1989-07-06 Philips Patentverwaltung Koppelfeld und koppelfeldsteuerung fuer einen vermittlungsknoten eines breitband-vermittlungssystems
DE3742941A1 (de) * 1987-12-18 1989-07-06 Standard Elektrik Lorenz Ag Einrichtungen zur paketvermittlung
SE462361B (sv) * 1988-03-30 1990-06-11 Ellemtel Utvecklings Ab Paketdatavaeljare
DE58907294D1 (de) * 1988-12-23 1994-04-28 Siemens Ag Modular erweiterbares digitales einstufiges Koppelnetz in ATM (Asynchronous Transfer Mode) -Technik für eine schnelle paketvermittelte Informationsübertragung.
JPH0758963B2 (ja) * 1989-01-27 1995-06-21 日本電気株式会社 セル交換装置
US4970507A (en) * 1989-03-17 1990-11-13 Gte Laboratories Incorporated Broadband switching matrix for delay equalization and elimination of inversion
US5278548A (en) * 1991-04-11 1994-01-11 The United States Of America As Represented By The Secretary Of The Navy Buffered feedthrough crossbar switch

Also Published As

Publication number Publication date
EP0717901B1 (en) 2005-01-12
FI945646A0 (fi) 1994-11-30
KR950702078A (ko) 1995-05-17
MX9303190A (es) 1994-01-31
AU670442B2 (en) 1996-07-18
SE9201697D0 (sv) 1992-06-01
DE69333739T2 (de) 2005-12-01
FI945646A (fi) 1994-11-30
KR100253517B1 (ko) 2000-04-15
AU4365093A (en) 1993-12-30
EP0717901A1 (en) 1996-06-26
DE69333739D1 (de) 2005-02-17
WO1993025032A1 (en) 1993-12-09
US5471468A (en) 1995-11-28
SE9201697L (sv) 1993-12-02
BR9306457A (pt) 1998-06-30
CN1081054A (zh) 1994-01-19

Similar Documents

Publication Publication Date Title
US5157654A (en) Technique for resolving output port contention in a high speed packet switch
Rijpkema et al. A router architecture for networks on silicon
US5166926A (en) Packet address look-ahead technique for use in implementing a high speed packet switch
JP3455257B2 (ja) 非同期スイッチングノ−ドとそこで使用されるスイッチング素子用論理手段
US7170906B2 (en) Time-based grooming and degrooming methods with common time reference for optical networks
US7139277B2 (en) Multi-terabit SONET switching with common time reference
Garcia-Haro et al. ATM shared-memory switching architectures
AU670074B2 (en) A method of grouping links in a packet switch
NO316746B1 (no) Svitsjesystem med styrt aksess, spesielt et asynkron transfer modus svitsjesystem
JPH10313323A (ja) パケットスイッチング装置及びこれを用いたパケットスイッチングシステム
SE515177C2 (sv) Kvadratisk väljararkitektur
US5268896A (en) Communication switching element
US6359885B1 (en) Multi-channel packet switching apparatus having traffic flow controlling and checking functions
US20070140232A1 (en) Self-steering Clos switch
US7130301B2 (en) Self-route expandable multi-memory packet switch with distributed scheduling means
US5343467A (en) Space/time switching element having input/output circuits each separately switchable between two or more bit rates
US6307859B1 (en) Device and method related to telecommunication networks
EP1540898A2 (en) Packet routing
CA1335609C (en) Communication switching element
SE514540C2 (sv) Kvadratisk väljararkitektur
Liu et al. A guaranteed-throughput switch for network-on-chip
US5612951A (en) Output buffer type Asynchronous Transfer Mode(ATM) switch
SE460750B (sv) Telekommunikationssystem i vilket tal- och datainformation i tidsuppdelad form oeverfoers oever bussar i ett matrisformat naet
US7130302B2 (en) Self-route expandable multi-memory packet switch
US5475708A (en) Circuit arrangement with at least one input and at least one output for forwarding an input signal that can be filtered, parallelized and digitized

Legal Events

Date Code Title Description
NUG Patent has lapsed