SE503506C2 - System och förfarande för behandling av data samt kommunikationssystem med dylikt system - Google Patents
System och förfarande för behandling av data samt kommunikationssystem med dylikt systemInfo
- Publication number
- SE503506C2 SE503506C2 SE9403532A SE9403532A SE503506C2 SE 503506 C2 SE503506 C2 SE 503506C2 SE 9403532 A SE9403532 A SE 9403532A SE 9403532 A SE9403532 A SE 9403532A SE 503506 C2 SE503506 C2 SE 503506C2
- Authority
- SE
- Sweden
- Prior art keywords
- execution
- data
- processor
- memory
- program
- Prior art date
Links
- 238000012545 processing Methods 0.000 title claims abstract description 22
- 238000000034 method Methods 0.000 title claims abstract description 10
- 238000004891 communication Methods 0.000 title claims abstract description 6
- 230000015654 memory Effects 0.000 claims abstract description 53
- 230000006870 function Effects 0.000 claims abstract description 26
- 239000008186 active pharmaceutical agent Substances 0.000 claims abstract description 22
- 238000013480 data collection Methods 0.000 claims description 2
- 230000008054 signal transmission Effects 0.000 claims description 2
- 239000000872 buffer Substances 0.000 description 4
- 230000000977 initiatory effect Effects 0.000 description 2
- 230000008520 organization Effects 0.000 description 2
- 101100298888 Arabidopsis thaliana PAD2 gene Proteins 0.000 description 1
- 101100030928 Arabidopsis thaliana PAF1 gene Proteins 0.000 description 1
- 101100465385 Arabidopsis thaliana PAF2 gene Proteins 0.000 description 1
- 101000693922 Bos taurus Albumin Proteins 0.000 description 1
- 101100288173 Enterococcus faecalis (strain ATCC 700802 / V583) prs1 gene Proteins 0.000 description 1
- 101100398338 Enterococcus faecalis (strain ATCC 700802 / V583) prs2 gene Proteins 0.000 description 1
- 101100510342 Listeria ivanovii prs gene Proteins 0.000 description 1
- 101100137870 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) PRE10 gene Proteins 0.000 description 1
- 101100465401 Saccharomyces cerevisiae (strain ATCC 204508 / S288c) SCL1 gene Proteins 0.000 description 1
- 230000006978 adaptation Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 101150077839 pac1 gene Proteins 0.000 description 1
- 230000002093 peripheral effect Effects 0.000 description 1
- 238000003672 processing method Methods 0.000 description 1
- 101150086435 prs1 gene Proteins 0.000 description 1
- 101150016674 prs2 gene Proteins 0.000 description 1
- 230000001360 synchronised effect Effects 0.000 description 1
- 238000012546 transfer Methods 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F9/00—Arrangements for program control, e.g. control units
- G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
- G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
- G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
- G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F15/00—Digital computers in general; Data processing equipment in general
- G06F15/16—Combinations of two or more digital computers each having at least an arithmetic unit, a program unit and a register, e.g. for a simultaneous processing of several programs
-
- H—ELECTRICITY
- H04—ELECTRIC COMMUNICATION TECHNIQUE
- H04Q—SELECTING
- H04Q3/00—Selecting arrangements
- H04Q3/42—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker
- H04Q3/54—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised
- H04Q3/545—Circuit arrangements for indirect selecting controlled by common circuits, e.g. register controller, marker in which the logic circuitry controlling the exchange is centralised using a stored programme
- H04Q3/54508—Configuration, initialisation
- H04Q3/54533—Configuration data, translation, passwords, databases
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Software Systems (AREA)
- Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Databases & Information Systems (AREA)
- Computer Networks & Wireless Communication (AREA)
- Computer Hardware Design (AREA)
- Multi Processors (AREA)
- Exchange Systems With Centralized Control (AREA)
Priority Applications (9)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9403532A SE503506C2 (sv) | 1994-10-17 | 1994-10-17 | System och förfarande för behandling av data samt kommunikationssystem med dylikt system |
JP8513164A JPH10507548A (ja) | 1994-10-17 | 1995-10-17 | データ処理システムおよび方法およびこのようなシステムとの通信システム |
US08/817,509 US5925121A (en) | 1994-10-17 | 1995-10-17 | Data processing system and method for accessing a common data memory |
KR1019970702398A KR100294314B1 (ko) | 1994-10-17 | 1995-10-17 | 데이터처리시스템및방법과그런시스템과의통신시스템 |
DE69519939T DE69519939T2 (de) | 1994-10-17 | 1995-10-17 | System und verfahren zur datenverarbeitung und damit ausgestattetes kommunikationssystem |
PCT/SE1995/001208 WO1996012234A1 (en) | 1994-10-17 | 1995-10-17 | System and method for processing of data and a communications system with such a system |
CN95196645A CN1097783C (zh) | 1994-10-17 | 1995-10-17 | 数据处理的系统和方法以及带有这类系统的通信系统 |
CA 2202864 CA2202864A1 (en) | 1994-10-17 | 1995-10-17 | System and method for processing of data and a communications system with such a system |
EP95935636A EP0789881B1 (de) | 1994-10-17 | 1995-10-17 | System und verfahren zur datenverarbeitung und damit ausgestattetes kommunikationssystem |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
SE9403532A SE503506C2 (sv) | 1994-10-17 | 1994-10-17 | System och förfarande för behandling av data samt kommunikationssystem med dylikt system |
Publications (3)
Publication Number | Publication Date |
---|---|
SE9403532D0 SE9403532D0 (sv) | 1994-10-17 |
SE9403532L SE9403532L (sv) | 1996-04-18 |
SE503506C2 true SE503506C2 (sv) | 1996-06-24 |
Family
ID=20395634
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
SE9403532A SE503506C2 (sv) | 1994-10-17 | 1994-10-17 | System och förfarande för behandling av data samt kommunikationssystem med dylikt system |
Country Status (8)
Country | Link |
---|---|
US (1) | US5925121A (de) |
EP (1) | EP0789881B1 (de) |
JP (1) | JPH10507548A (de) |
KR (1) | KR100294314B1 (de) |
CN (1) | CN1097783C (de) |
DE (1) | DE69519939T2 (de) |
SE (1) | SE503506C2 (de) |
WO (1) | WO1996012234A1 (de) |
Families Citing this family (3)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP5062499B2 (ja) * | 2010-05-07 | 2012-10-31 | 横河電機株式会社 | フィールド機器管理装置 |
US8572628B2 (en) * | 2010-12-02 | 2013-10-29 | International Business Machines Corporation | Inter-thread data communications in a computer processor |
US9547530B2 (en) * | 2013-11-01 | 2017-01-17 | Arm Limited | Data processing apparatus and method for processing a plurality of threads |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3969701A (en) * | 1973-04-09 | 1976-07-13 | Telefonaktiebolaget L M Ericsson | Function block oriented SPC system |
SE403322B (sv) * | 1977-02-28 | 1978-08-07 | Ellemtel Utvecklings Ab | Anordning i en styrdator for forkortning av exekveringstiden for instruktioner vid indirekt adressering av ett dataminne |
SE439208B (sv) * | 1983-09-30 | 1985-06-03 | Ericsson Telefon Ab L M | Programminnesstyrd telekommunikationsanleggning |
US4891787A (en) * | 1986-12-17 | 1990-01-02 | Massachusetts Institute Of Technology | Parallel processing system with processor array having SIMD/MIMD instruction processing |
US5170476A (en) * | 1990-01-22 | 1992-12-08 | Motorola, Inc. | Data processor having a deferred cache load |
CA2086691C (en) * | 1992-03-30 | 1997-04-08 | David A. Elko | Communicating messages between processors and a coupling facility |
US5404515A (en) * | 1992-04-30 | 1995-04-04 | Bull Hn Information Systems Inc. | Balancing of communications transport connections over multiple central processing units |
GB2271203B (en) * | 1992-10-01 | 1995-12-13 | Digital Equipment Int | Digital processing system |
EP0608663B1 (de) * | 1993-01-25 | 1999-03-10 | Bull HN Information Systems Italia S.p.A. | Multiprozessorsystem mit gemeinsamem Speicher |
US5517656A (en) * | 1993-06-11 | 1996-05-14 | Temple University Of The Commonwealth System Of Higher Education | Multicomputer system and method |
US5613068A (en) * | 1994-06-17 | 1997-03-18 | International Business Machines Corporation | Method for transferring data between processors on a network by establishing an address space for each processor in each other processor's |
-
1994
- 1994-10-17 SE SE9403532A patent/SE503506C2/sv not_active IP Right Cessation
-
1995
- 1995-10-17 KR KR1019970702398A patent/KR100294314B1/ko not_active IP Right Cessation
- 1995-10-17 US US08/817,509 patent/US5925121A/en not_active Expired - Lifetime
- 1995-10-17 EP EP95935636A patent/EP0789881B1/de not_active Expired - Lifetime
- 1995-10-17 JP JP8513164A patent/JPH10507548A/ja active Pending
- 1995-10-17 CN CN95196645A patent/CN1097783C/zh not_active Expired - Fee Related
- 1995-10-17 DE DE69519939T patent/DE69519939T2/de not_active Expired - Lifetime
- 1995-10-17 WO PCT/SE1995/001208 patent/WO1996012234A1/en active IP Right Grant
Also Published As
Publication number | Publication date |
---|---|
US5925121A (en) | 1999-07-20 |
EP0789881A1 (de) | 1997-08-20 |
CN1168730A (zh) | 1997-12-24 |
DE69519939D1 (de) | 2001-02-22 |
SE9403532D0 (sv) | 1994-10-17 |
KR970706540A (ko) | 1997-11-03 |
DE69519939T2 (de) | 2001-06-07 |
KR100294314B1 (ko) | 2001-09-17 |
SE9403532L (sv) | 1996-04-18 |
JPH10507548A (ja) | 1998-07-21 |
CN1097783C (zh) | 2003-01-01 |
WO1996012234A1 (en) | 1996-04-25 |
EP0789881B1 (de) | 2001-01-17 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
US6633897B1 (en) | Method and system for scheduling threads within a multiprocessor data processing system using an affinity scheduler | |
EP0145244B1 (de) | Mikrorechner | |
US5872972A (en) | Method for load balancing a per processor affinity scheduler wherein processes are strictly affinitized to processors and the migration of a process from an affinitized processor to another available processor is limited | |
US4989131A (en) | Technique for parallel synchronization | |
US5826079A (en) | Method for improving the execution efficiency of frequently communicating processes utilizing affinity process scheduling by identifying and assigning the frequently communicating processes to the same processor | |
JP3155537B2 (ja) | 実記憶管理方法 | |
AU2004220640B2 (en) | System and method for dymanic ordering in a network processor | |
US5752255A (en) | Dynamic non-coherent cache memory resizing mechanism | |
JPH04348451A (ja) | 並列計算機 | |
EP1064600A2 (de) | Unterbrechungs-/software-gesteuerte fadenverarbeitung | |
WO1985000451A1 (en) | Demand paging scheme for a multi-atb shared memory processing system | |
US7664823B1 (en) | Partitioned packet processing in a multiprocessor environment | |
SE515265C2 (sv) | System och förfarande för behandling av signaldata samt kommunikationssystem omfattande ett signaldatabehandlingssystem | |
EP0362880B1 (de) | Verfahren zum teilweisen Austausch reeller, von einem Programm benutzter Speicherbereiche zwischen einem reellen Speicher und einem Hilfsspeicher | |
AU603876B2 (en) | Multiple i/o bus virtual broadcast of programmed i/o instructions | |
KR20010036644A (ko) | 디지털 시그널 프로세서를 위한 실시간 제어 시스템 | |
EP2437159B1 (de) | Datenvergleichsvorrichtung und Steuerungsverfahren dafür | |
SE503506C2 (sv) | System och förfarande för behandling av data samt kommunikationssystem med dylikt system | |
JP2594600B2 (ja) | シングルチップマイクロコンピュータ | |
US5386586A (en) | System and method for construction of lists of deferred service requests | |
JP2585905B2 (ja) | マルチタスク実行装置 | |
KR970007002B1 (ko) | 다중처리 시스템에서 프로세스 디스패치 방법 | |
EP0272837A2 (de) | Inter-Prozesssignalverarbeitung in einem Multiprozessorsystem | |
JPH0950423A (ja) | 遠隔情報処理システム間のデータ伝送方法 | |
JPS5839342B2 (ja) | マルチプロセツサシステムニオケル ワリコミシヨリホウシキ |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
NUG | Patent has lapsed |