SE455743B - Forfarande for framstellning av ett monstrat resistskikt medelst plasmaetsning, varvid en skyddande polymerfilm bildas pa nemnda resistskikt under etsningssteget - Google Patents

Forfarande for framstellning av ett monstrat resistskikt medelst plasmaetsning, varvid en skyddande polymerfilm bildas pa nemnda resistskikt under etsningssteget

Info

Publication number
SE455743B
SE455743B SE8105859A SE8105859A SE455743B SE 455743 B SE455743 B SE 455743B SE 8105859 A SE8105859 A SE 8105859A SE 8105859 A SE8105859 A SE 8105859A SE 455743 B SE455743 B SE 455743B
Authority
SE
Sweden
Prior art keywords
layer
chamber
etching step
patterned
etching
Prior art date
Application number
SE8105859A
Other languages
English (en)
Swedish (sv)
Other versions
SE8105859L (sv
Inventor
N Lifshitz
J M Moran
D N-K Wang
Original Assignee
Western Electric Co
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Western Electric Co filed Critical Western Electric Co
Publication of SE8105859L publication Critical patent/SE8105859L/
Publication of SE455743B publication Critical patent/SE455743B/sv

Links

Classifications

    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31127Etching organic layers
    • H01L21/31133Etching organic layers by chemical means
    • H01L21/31138Etching organic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31105Etching inorganic layers
    • H01L21/31111Etching inorganic layers by chemical means
    • H01L21/31116Etching inorganic layers by chemical means by dry-etching
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/3105After-treatment
    • H01L21/311Etching the insulating layers by chemical or physical means
    • H01L21/31144Etching the insulating layers by chemical or physical means using masks
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/312Organic layers, e.g. photoresist
    • HELECTRICITY
    • H01ELECTRIC ELEMENTS
    • H01LSEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/02104Forming layers
    • H01L21/02107Forming insulating materials on a substrate
    • H01L21/02109Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates
    • H01L21/02112Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer
    • H01L21/02118Forming insulating materials on a substrate characterised by the type of layer, e.g. type of material, porous/non-porous, pre-cursors, mixtures or laminates characterised by the material of the layer carbon based polymeric organic or inorganic material, e.g. polyimides, poly cyclobutene or PVC

Landscapes

  • Engineering & Computer Science (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Physics & Mathematics (AREA)
  • Power Engineering (AREA)
  • Chemical & Material Sciences (AREA)
  • Chemical Kinetics & Catalysis (AREA)
  • General Chemical & Material Sciences (AREA)
  • Inorganic Chemistry (AREA)
  • Drying Of Semiconductors (AREA)
  • Exposure Of Semiconductors, Excluding Electron Or Ion Beam Exposure (AREA)
SE8105859A 1980-10-20 1981-10-05 Forfarande for framstellning av ett monstrat resistskikt medelst plasmaetsning, varvid en skyddande polymerfilm bildas pa nemnda resistskikt under etsningssteget SE455743B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/199,023 US4333793A (en) 1980-10-20 1980-10-20 High-selectivity plasma-assisted etching of resist-masked layer

Publications (2)

Publication Number Publication Date
SE8105859L SE8105859L (sv) 1982-04-21
SE455743B true SE455743B (sv) 1988-08-01

Family

ID=22735887

Family Applications (1)

Application Number Title Priority Date Filing Date
SE8105859A SE455743B (sv) 1980-10-20 1981-10-05 Forfarande for framstellning av ett monstrat resistskikt medelst plasmaetsning, varvid en skyddande polymerfilm bildas pa nemnda resistskikt under etsningssteget

Country Status (13)

Country Link
US (1) US4333793A (es)
JP (1) JPS5799745A (es)
BE (1) BE890772A (es)
CA (1) CA1160759A (es)
DE (1) DE3140890C2 (es)
ES (1) ES506354A0 (es)
FR (1) FR2492591A1 (es)
GB (1) GB2085809B (es)
HK (1) HK6786A (es)
IE (1) IE52530B1 (es)
IT (1) IT1139988B (es)
NL (1) NL191587C (es)
SE (1) SE455743B (es)

Families Citing this family (23)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
EP0050973B1 (en) * 1980-10-28 1986-01-22 Kabushiki Kaisha Toshiba Masking process for semiconductor devices using a polymer film
US4397724A (en) * 1981-08-24 1983-08-09 Bell Telephone Laboratories, Incorporated Apparatus and method for plasma-assisted etching of wafers
US4375385A (en) * 1982-03-25 1983-03-01 Rca Corporation Plasma etching of aluminum
US4372807A (en) * 1982-03-25 1983-02-08 Rca Corporation Plasma etching of aluminum
JPS58204537A (ja) * 1982-05-24 1983-11-29 Hitachi Ltd プラズマエツチング方法
US4422897A (en) * 1982-05-25 1983-12-27 Massachusetts Institute Of Technology Process for selectively etching silicon
US4451349A (en) * 1983-04-20 1984-05-29 International Business Machines Corporation Electrode treatment for plasma patterning of polymers
JPH0622212B2 (ja) * 1983-05-31 1994-03-23 株式会社東芝 ドライエッチング方法
US4452665A (en) * 1983-10-12 1984-06-05 International Business Machines Corporation Polymeric halocarbons as plasma etch barriers
US4470871A (en) * 1983-12-27 1984-09-11 Rca Corporation Preparation of organic layers for oxygen etching
US4534826A (en) * 1983-12-29 1985-08-13 Ibm Corporation Trench etch process for dielectric isolation
US4601913A (en) * 1984-06-27 1986-07-22 International Business Machines Corporation Underlay surface modification to control resin glass polymerization
US4528066A (en) * 1984-07-06 1985-07-09 Ibm Corporation Selective anisotropic reactive ion etching process for polysilicide composite structures
US4613400A (en) * 1985-05-20 1986-09-23 Applied Materials, Inc. In-situ photoresist capping process for plasma etching
DE3615519A1 (de) * 1986-05-07 1987-11-12 Siemens Ag Verfahren zum erzeugen von kontaktloechern mit abgeschraegten flanken in zwischenoxidschichten
US5332653A (en) * 1992-07-01 1994-07-26 Motorola, Inc. Process for forming a conductive region without photoresist-related reflective notching damage
US5562801A (en) * 1994-04-28 1996-10-08 Cypress Semiconductor Corporation Method of etching an oxide layer
JP3073906B2 (ja) * 1995-03-27 2000-08-07 財団法人国際超電導産業技術研究センター 超電導デバイスの製造方法
KR100327346B1 (ko) * 1999-07-20 2002-03-06 윤종용 선택적 폴리머 증착을 이용한 플라즈마 식각방법 및 이를이용한 콘택홀 형성방법
US6699792B1 (en) * 2001-07-17 2004-03-02 Advanced Micro Devices, Inc. Polymer spacers for creating small geometry space and method of manufacture thereof
CN100451831C (zh) * 2001-10-29 2009-01-14 旺宏电子股份有限公司 减小图案间隙或开口尺寸的方法
US6573177B1 (en) * 2002-02-19 2003-06-03 Macronix International Co., Ltd. Protection layer to prevent under-layer damage during deposition
US9159561B2 (en) * 2013-12-26 2015-10-13 Taiwan Semiconductor Manufacturing Company, Ltd. Method for overcoming broken line and photoresist scum issues in tri-layer photoresist patterning

Family Cites Families (9)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3692655A (en) * 1971-04-05 1972-09-19 Rca Corp Method of radiofrequency sputter etching
US3816196A (en) * 1971-06-07 1974-06-11 Gen Electric Passivation of photoresist materials used in selective plasma etching
GB1417085A (en) * 1973-05-17 1975-12-10 Standard Telephones Cables Ltd Plasma etching
EP0001538B1 (fr) * 1977-10-06 1983-01-12 International Business Machines Corporation Procédé de décapage sélectif par ions réactifs d'un élément
JPS5454578A (en) * 1977-10-11 1979-04-28 Fujitsu Ltd Gas plasma etching method
JPS5470772A (en) * 1977-11-16 1979-06-06 Cho Lsi Gijutsu Kenkyu Kumiai Dry etching method
US4226896A (en) * 1977-12-23 1980-10-07 International Business Machines Corporation Plasma method for forming a metal containing polymer
US4244799A (en) * 1978-09-11 1981-01-13 Bell Telephone Laboratories, Incorporated Fabrication of integrated circuits utilizing thick high-resolution patterns
US4275286A (en) * 1978-12-04 1981-06-23 Hughes Aircraft Company Process and mask for ion beam etching of fine patterns

Also Published As

Publication number Publication date
HK6786A (en) 1986-02-07
IT1139988B (it) 1986-09-24
BE890772A (fr) 1982-02-15
IE52530B1 (en) 1987-12-09
DE3140890C2 (de) 1997-08-21
US4333793A (en) 1982-06-08
CA1160759A (en) 1984-01-17
GB2085809B (en) 1984-06-20
FR2492591A1 (fr) 1982-04-23
SE8105859L (sv) 1982-04-21
ES8207386A1 (es) 1982-09-01
FR2492591B1 (es) 1984-12-21
JPS5799745A (en) 1982-06-21
NL8104741A (nl) 1982-05-17
ES506354A0 (es) 1982-09-01
NL191587C (nl) 1995-10-03
GB2085809A (en) 1982-05-06
NL191587B (nl) 1995-06-01
IT8124559A0 (it) 1981-10-19
IE812455L (en) 1982-04-20
DE3140890A1 (de) 1982-06-16

Similar Documents

Publication Publication Date Title
SE455743B (sv) Forfarande for framstellning av ett monstrat resistskikt medelst plasmaetsning, varvid en skyddande polymerfilm bildas pa nemnda resistskikt under etsningssteget
US10438797B2 (en) Method of quasi atomic layer etching
US4756794A (en) Atomic layer etching
US4310380A (en) Plasma etching of silicon
US4256534A (en) Device fabrication by plasma etching
US6506685B2 (en) Perforated plasma confinement ring in plasma reactors
US6127273A (en) Process for anisotropic plasma etching of different substrates
JP3215151B2 (ja) ドライエッチング方法
US4073669A (en) Plasma etching
US20080216958A1 (en) Plasma Reaction Apparatus Having Pre-Seasoned Showerheads and Methods for Manufacturing the Same
KR20200039017A (ko) 유기 라디칼을 이용한 탄소 함유 필름의 표면 처리
WO1999031718A1 (en) Method for high temperature etching of patterned layers using an organic mask stack
JPS61218134A (ja) 薄膜形成装置および薄膜形成方法
JP2019503077A (ja) 遠隔プラズマ源及びdc電極を伴う原子層エッチングシステム
US10658192B2 (en) Selective oxide etching method for self-aligned multiple patterning
JPS6136589B2 (es)
KR20200006092A (ko) 황 기반 화학물을 이용한 실리콘 함유 유기 막의 플라즈마 에칭 방법
KR20090104779A (ko) 플라즈마 처리 방법 및 컴퓨터 판독 가능한 기억 매체
GB2098931A (en) Method of plasma etching microminiature devices
Doken et al. Etching Uniformities of Silicon in CF 4+ 4% O 2 Plasma
KR102638422B1 (ko) 유황 및/또는 탄소계 화학물을 사용하는 유기막의 주기적 플라즈마 에칭 방법
US10607852B2 (en) Selective nitride etching method for self-aligned multiple patterning
JPS6248759B2 (es)
US4892635A (en) Pattern transfer process utilizing multilevel resist structure for fabricating integrated-circuit devices
JPS6328993B2 (es)

Legal Events

Date Code Title Description
NAL Patent in force

Ref document number: 8105859-6

Format of ref document f/p: F

NUG Patent has lapsed

Ref document number: 8105859-6

Format of ref document f/p: F