SE402504B - Sett att framstella en halvledaranordning med ett isolerande skikt, som er nedsenkt lokalt i en halvledarkropp - Google Patents

Sett att framstella en halvledaranordning med ett isolerande skikt, som er nedsenkt lokalt i en halvledarkropp

Info

Publication number
SE402504B
SE402504B SE7502781A SE7502781A SE402504B SE 402504 B SE402504 B SE 402504B SE 7502781 A SE7502781 A SE 7502781A SE 7502781 A SE7502781 A SE 7502781A SE 402504 B SE402504 B SE 402504B
Authority
SE
Sweden
Prior art keywords
manufacture
insulating layer
semiconductor device
semiconductor
semiconductor body
Prior art date
Application number
SE7502781A
Other languages
English (en)
Swedish (sv)
Other versions
SE7502781L (fr
Inventor
W H C G Verkuijlen
Original Assignee
Philips Nv
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Philips Nv filed Critical Philips Nv
Publication of SE7502781L publication Critical patent/SE7502781L/xx
Publication of SE402504B publication Critical patent/SE402504B/xx

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/02—Manufacture or treatment of semiconductor devices or of parts thereof
    • H01L21/04—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer
    • H01L21/18—Manufacture or treatment of semiconductor devices or of parts thereof the devices having potential barriers, e.g. a PN junction, depletion layer or carrier concentration layer the devices having semiconductor bodies comprising elements of Group IV of the Periodic Table or AIIIBV compounds with or without impurities, e.g. doping materials
    • H01L21/30—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26
    • H01L21/31—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers
    • H01L21/32—Treatment of semiconductor bodies using processes or apparatus not provided for in groups H01L21/20 - H01L21/26 to form insulating layers thereon, e.g. for masking or by using photolithographic techniques; After treatment of these layers; Selection of materials for these layers using masks
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/71—Manufacture of specific parts of devices defined in group H01L21/70
    • H01L21/76—Making of isolation regions between components
    • H01L21/762—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers
    • H01L21/76202—Dielectric regions, e.g. EPIC dielectric isolation, LOCOS; Trench refilling techniques, SOI technology, use of channel stoppers using a local oxidation of silicon, e.g. LOCOS, SWAMI, SILO
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/037—Diffusion-deposition
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/043—Dual dielectric
    • Y—GENERAL TAGGING OF NEW TECHNOLOGICAL DEVELOPMENTS; GENERAL TAGGING OF CROSS-SECTIONAL TECHNOLOGIES SPANNING OVER SEVERAL SECTIONS OF THE IPC; TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10—TECHNICAL SUBJECTS COVERED BY FORMER USPC
    • Y10S—TECHNICAL SUBJECTS COVERED BY FORMER USPC CROSS-REFERENCE ART COLLECTIONS [XRACs] AND DIGESTS
    • Y10S148/00—Metal treatment
    • Y10S148/085—Isolated-integrated

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Manufacturing & Machinery (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Power Engineering (AREA)
  • Element Separation (AREA)
  • Bipolar Transistors (AREA)
  • Electrodes Of Semiconductors (AREA)
SE7502781A 1974-03-15 1975-03-12 Sett att framstella en halvledaranordning med ett isolerande skikt, som er nedsenkt lokalt i en halvledarkropp SE402504B (sv)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
NLAANVRAGE7403470,A NL180466C (nl) 1974-03-15 1974-03-15 Werkwijze voor het vervaardigen van een halfgeleiderinrichting met een halfgeleiderlichaam voorzien van een in het halfgeleiderlichaam verzonken patroon van isolerend materiaal.

Publications (2)

Publication Number Publication Date
SE7502781L SE7502781L (fr) 1975-09-16
SE402504B true SE402504B (sv) 1978-07-03

Family

ID=19820963

Family Applications (1)

Application Number Title Priority Date Filing Date
SE7502781A SE402504B (sv) 1974-03-15 1975-03-12 Sett att framstella en halvledaranordning med ett isolerande skikt, som er nedsenkt lokalt i en halvledarkropp

Country Status (13)

Country Link
US (1) US3996077A (fr)
JP (1) JPS5754940B2 (fr)
AT (1) AT347501B (fr)
AU (1) AU498873B2 (fr)
BE (1) BE826722A (fr)
BR (1) BR7501440A (fr)
CH (1) CH588165A5 (fr)
DE (1) DE2510951C3 (fr)
FR (1) FR2264394B1 (fr)
GB (1) GB1495460A (fr)
IT (1) IT1034216B (fr)
NL (1) NL180466C (fr)
SE (1) SE402504B (fr)

Families Citing this family (5)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS598065B2 (ja) * 1976-01-30 1984-02-22 松下電子工業株式会社 Ｍｏｓ集積回路の製造方法
US4066473A (en) * 1976-07-15 1978-01-03 Fairchild Camera And Instrument Corporation Method of fabricating high-gain transistors
JPS6035818B2 (ja) * 1976-09-22 1985-08-16 日本電気株式会社 半導体装置の製造方法
DE2728845A1 (de) * 1977-06-27 1979-01-18 Siemens Ag Verfahren zum herstellen eines hochfrequenztransistors
NL7709363A (nl) * 1977-08-25 1979-02-27 Philips Nv Werkwijze ter vervaardiging van een halfgeleider- inrichting en halfgeleiderinrichting vervaardigd onder toepassing van een dergelijke werkwijze.

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3640806A (en) * 1970-01-05 1972-02-08 Nippon Telegraph & Telephone Semiconductor device and method of producing the same
US3648125A (en) * 1971-02-02 1972-03-07 Fairchild Camera Instr Co Method of fabricating integrated circuits with oxidized isolation and the resulting structure
US3796613A (en) * 1971-06-18 1974-03-12 Ibm Method of forming dielectric isolation for high density pedestal semiconductor devices
US3873989A (en) * 1973-05-07 1975-03-25 Fairchild Camera Instr Co Double-diffused, lateral transistor structure

Also Published As

Publication number Publication date
BR7501440A (pt) 1975-12-09
FR2264394B1 (fr) 1980-10-24
SE7502781L (fr) 1975-09-16
GB1495460A (en) 1977-12-21
AU498873B2 (en) 1979-03-29
DE2510951C3 (de) 1980-03-13
FR2264394A1 (fr) 1975-10-10
NL180466C (nl) 1987-02-16
BE826722A (fr) 1975-09-15
IT1034216B (it) 1979-09-10
US3996077A (en) 1976-12-07
NL180466B (nl) 1986-09-16
ATA197775A (de) 1978-05-15
AT347501B (de) 1978-12-27
JPS50128480A (fr) 1975-10-09
AU7915075A (en) 1976-09-23
JPS5754940B2 (fr) 1982-11-20
DE2510951B2 (de) 1979-07-05
NL7403470A (nl) 1975-09-17
DE2510951A1 (de) 1975-09-25
CH588165A5 (fr) 1977-05-31

Similar Documents

Publication Publication Date Title
SE409779B (sv) Sett att framstella en halvledaranordning
SE414562B (sv) Sett att tillverka en halvledaranordning
SE404568B (sv) Sett att framstella en halvledaranordning
SE7705358L (sv) Sett att framstella en halvledaranordning
SE414980B (sv) Sett att framstella en halvledaranordning
SE383803B (sv) Sett att framstella en halvledaranordning
SE389961B (sv) Sett att framstella en elektrisk kontaktanordning
SE7808825L (sv) Sett att framstella etylenoxid
SE406249C (sv) Halvledardon innefattande ett enkristallhalvledarsubstrat med ett polykristallint kiselskikt anordnat pa substratet, vilket skikt innehaller syre i omradet 2-4 atom-%
SE7708968L (sv) Sett att framstella en halvledaranordning
SE405659B (sv) Sett att tillverka halvledaranordningar
SE396505B (sv) Sett att framstella en halvledaranordning med hogt pn-overgangsforhallande
SE401357B (sv) Sett att framstella vetgas, speciellt for brensleceller
SE396506B (sv) Sett att framstella en halvledaranordning
IT1042428B (it) Custodia per unita a semiconduttori
SE396866B (sv) Krets med sammansatt transistor
IT1033295B (it) Procedimento per fabbricare un dispositivo a semiconduttori
IT1056855B (it) Disposizione circuitale a semi conduttori intergrata
SE398192B (sv) Elektrisk kontaktanordning jemte sett att framstella densamma
SE381251B (sv) Sett att framstella en kontaktkropp
SE413890B (sv) Sett att framstella ett glasunderlag med derpa avsatta elektriska ledare, vilket glasunderlag er lempat for gaspanelfabrikation
SE7604891L (sv) Sett att framstella en halvledareanordning
SE402504B (sv) Sett att framstella en halvledaranordning med ett isolerande skikt, som er nedsenkt lokalt i en halvledarkropp
IT1029819B (it) Vaporizzatore a strato sittile
SE405525B (sv) Sett att framstella ett halvledaraggregat

Legal Events

Date Code Title Description
NUG Patent has lapsed

Ref document number: 7502781-3

Effective date: 19921005

Format of ref document f/p: F