SE0300924D0 - A method to provide a triple well in an epitaxially based CMOS or BiCMOS process - Google Patents

A method to provide a triple well in an epitaxially based CMOS or BiCMOS process

Info

Publication number
SE0300924D0
SE0300924D0 SE0300924A SE0300924A SE0300924D0 SE 0300924 D0 SE0300924 D0 SE 0300924D0 SE 0300924 A SE0300924 A SE 0300924A SE 0300924 A SE0300924 A SE 0300924A SE 0300924 D0 SE0300924 D0 SE 0300924D0
Authority
SE
Sweden
Prior art keywords
triple well
based cmos
bicmos process
epitaxially
epitaxially based
Prior art date
Application number
SE0300924A
Other languages
English (en)
Swedish (sv)
Inventor
Hans Norstroem
Patrik Algotsson
Karin Andersson
Original Assignee
Infineon Technologies Wireless
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Infineon Technologies Wireless filed Critical Infineon Technologies Wireless
Priority to SE0300924A priority Critical patent/SE0300924D0/xx
Publication of SE0300924D0 publication Critical patent/SE0300924D0/xx
Priority to DE102004014923A priority patent/DE102004014923A1/de
Priority to CN2004100430947A priority patent/CN1571142B/zh
Priority to US10/810,124 priority patent/US7008836B2/en

Links

Classifications

    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8248—Combination of bipolar and field-effect technology
    • H01L21/8249—Bipolar and MOS technology
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L21/00—Processes or apparatus adapted for the manufacture or treatment of semiconductor or solid state devices or of parts thereof
    • H01L21/70—Manufacture or treatment of devices consisting of a plurality of solid state components formed in or on a common substrate or of parts thereof; Manufacture of integrated circuit devices or of parts thereof
    • H01L21/77—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate
    • H01L21/78—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices
    • H01L21/82—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components
    • H01L21/822—Manufacture or treatment of devices consisting of a plurality of solid state components or integrated circuits formed in, or on, a common substrate with subsequent division of the substrate into plural individual devices to produce devices, e.g. integrated circuits, each consisting of a plurality of components the substrate being a semiconductor, using silicon technology
    • H01L21/8232—Field-effect technology
    • H01L21/8234—MIS technology, i.e. integration processes of field effect transistors of the conductor-insulator-semiconductor type
    • H01L21/8238—Complementary field-effect transistors, e.g. CMOS
    • H01L21/823892—Complementary field-effect transistors, e.g. CMOS with a particular manufacturing method of the wells or tubs, e.g. twin tubs, high energy well implants, buried implanted layers for lateral isolation [BILLI]
    • H—ELECTRICITY
    • H01—ELECTRIC ELEMENTS
    • H01L—SEMICONDUCTOR DEVICES NOT COVERED BY CLASS H10
    • H01L27/00—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate
    • H01L27/02—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers
    • H01L27/04—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body
    • H01L27/08—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind
    • H01L27/085—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only
    • H01L27/088—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate
    • H01L27/092—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors
    • H01L27/0928—Devices consisting of a plurality of semiconductor or other solid-state components formed in or on a common substrate including semiconductor components specially adapted for rectifying, oscillating, amplifying or switching and having potential barriers; including integrated passive circuit elements having potential barriers the substrate being a semiconductor body including only semiconductor components of a single kind including field-effect components only the components being field-effect transistors with insulated gate complementary MIS field-effect transistors comprising both N- and P- wells in the substrate, e.g. twin-tub

Landscapes

  • Engineering & Computer Science (AREA)
  • Power Engineering (AREA)
  • Physics & Mathematics (AREA)
  • Condensed Matter Physics & Semiconductors (AREA)
  • General Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Microelectronics & Electronic Packaging (AREA)
  • Manufacturing & Machinery (AREA)
  • Metal-Oxide And Bipolar Metal-Oxide Semiconductor Integrated Circuits (AREA)
  • Chemical Vapour Deposition (AREA)
SE0300924A 2003-03-28 2003-03-28 A method to provide a triple well in an epitaxially based CMOS or BiCMOS process SE0300924D0 (sv)

Priority Applications (4)

Application Number Priority Date Filing Date Title
SE0300924A SE0300924D0 (sv) 2003-03-28 2003-03-28 A method to provide a triple well in an epitaxially based CMOS or BiCMOS process
DE102004014923A DE102004014923A1 (de) 2003-03-28 2004-03-26 Verfahren zum Bereitstellen einer Dreifach-Wanne in einem epitaktisch basierten CMOS- oder BiCMOS-Prozess
CN2004100430947A CN1571142B (zh) 2003-03-28 2004-03-26 基于外延的CMOS或BiCMOS工艺中提供三阱的方法
US10/810,124 US7008836B2 (en) 2003-03-28 2004-03-26 Method to provide a triple well in an epitaxially based CMOS or BiCMOS process

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SE0300924A SE0300924D0 (sv) 2003-03-28 2003-03-28 A method to provide a triple well in an epitaxially based CMOS or BiCMOS process

Publications (1)

Publication Number Publication Date
SE0300924D0 true SE0300924D0 (sv) 2003-03-28

Family

ID=20290871

Family Applications (1)

Application Number Title Priority Date Filing Date
SE0300924A SE0300924D0 (sv) 2003-03-28 2003-03-28 A method to provide a triple well in an epitaxially based CMOS or BiCMOS process

Country Status (4)

Country Link
US (1) US7008836B2 (de)
CN (1) CN1571142B (de)
DE (1) DE102004014923A1 (de)
SE (1) SE0300924D0 (de)

Families Citing this family (63)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US7598573B2 (en) * 2004-11-16 2009-10-06 Robert Paul Masleid Systems and methods for voltage distribution via multiple epitaxial layers
US7667288B2 (en) * 2004-11-16 2010-02-23 Masleid Robert P Systems and methods for voltage distribution via epitaxial layers
US7491632B2 (en) * 2005-11-10 2009-02-17 International Business Machines Corporation Buried subcollector for high frequency passive semiconductor devices
GB2439597A (en) * 2006-06-30 2008-01-02 X Fab Uk Ltd Low noise RF CMOS circuits
KR100870297B1 (ko) * 2007-04-27 2008-11-25 주식회사 하이닉스반도체 반도체 소자의 제조 방법
US7902611B1 (en) * 2007-11-27 2011-03-08 Altera Corporation Integrated circuit well isolation structures
CN101335236B (zh) * 2007-12-28 2011-07-06 上海新傲科技股份有限公司 利用桶式外延炉进行bicmos电路的埋层外延方法
US8273617B2 (en) 2009-09-30 2012-09-25 Suvolta, Inc. Electronic devices and systems, and methods for making and using the same
US20110079861A1 (en) * 2009-09-30 2011-04-07 Lucian Shifren Advanced Transistors with Threshold Voltage Set Dopant Structures
US8421162B2 (en) 2009-09-30 2013-04-16 Suvolta, Inc. Advanced transistors with punch through suppression
US8530286B2 (en) 2010-04-12 2013-09-10 Suvolta, Inc. Low power semiconductor transistor structure and method of fabrication thereof
US8569128B2 (en) 2010-06-21 2013-10-29 Suvolta, Inc. Semiconductor structure and method of fabrication thereof with mixed metal types
US8759872B2 (en) 2010-06-22 2014-06-24 Suvolta, Inc. Transistor with threshold voltage set notch and method of fabrication thereof
US8377783B2 (en) 2010-09-30 2013-02-19 Suvolta, Inc. Method for reducing punch-through in a transistor device
US8404551B2 (en) 2010-12-03 2013-03-26 Suvolta, Inc. Source/drain extension control for advanced transistors
US8461875B1 (en) 2011-02-18 2013-06-11 Suvolta, Inc. Digital circuits having improved transistors, and methods therefor
US8525271B2 (en) 2011-03-03 2013-09-03 Suvolta, Inc. Semiconductor structure with improved channel stack and method for fabrication thereof
US8400219B2 (en) 2011-03-24 2013-03-19 Suvolta, Inc. Analog circuits having improved transistors, and methods therefor
US8748270B1 (en) 2011-03-30 2014-06-10 Suvolta, Inc. Process for manufacturing an improved analog transistor
US8796048B1 (en) 2011-05-11 2014-08-05 Suvolta, Inc. Monitoring and measurement of thin film layers
US8999861B1 (en) 2011-05-11 2015-04-07 Suvolta, Inc. Semiconductor structure with substitutional boron and method for fabrication thereof
US8811068B1 (en) 2011-05-13 2014-08-19 Suvolta, Inc. Integrated circuit devices and methods
US8569156B1 (en) 2011-05-16 2013-10-29 Suvolta, Inc. Reducing or eliminating pre-amorphization in transistor manufacture
US8735987B1 (en) 2011-06-06 2014-05-27 Suvolta, Inc. CMOS gate stack structures and processes
US8995204B2 (en) 2011-06-23 2015-03-31 Suvolta, Inc. Circuit devices and methods having adjustable transistor body bias
FR2978614B1 (fr) 2011-07-25 2014-09-05 Altis Semiconductor Snc Substrat semi-conducteur comprenant des zones dopees formant une jonction p-n
US8629016B1 (en) 2011-07-26 2014-01-14 Suvolta, Inc. Multiple transistor types formed in a common epitaxial layer by differential out-diffusion from a doped underlayer
US8748986B1 (en) 2011-08-05 2014-06-10 Suvolta, Inc. Electronic device with controlled threshold voltage
KR101891373B1 (ko) 2011-08-05 2018-08-24 엠아이이 후지쯔 세미컨덕터 리미티드 핀 구조물을 갖는 반도체 디바이스 및 그 제조 방법
US8645878B1 (en) 2011-08-23 2014-02-04 Suvolta, Inc. Porting a circuit design from a first semiconductor process to a second semiconductor process
US8614128B1 (en) 2011-08-23 2013-12-24 Suvolta, Inc. CMOS structures and processes based on selective thinning
US8713511B1 (en) 2011-09-16 2014-04-29 Suvolta, Inc. Tools and methods for yield-aware semiconductor manufacturing process target generation
US9236466B1 (en) 2011-10-07 2016-01-12 Mie Fujitsu Semiconductor Limited Analog circuits having improved insulated gate transistors, and methods therefor
US8895327B1 (en) 2011-12-09 2014-11-25 Suvolta, Inc. Tipless transistors, short-tip transistors, and methods and circuits therefor
US8819603B1 (en) 2011-12-15 2014-08-26 Suvolta, Inc. Memory circuits and methods of making and designing the same
US8883600B1 (en) 2011-12-22 2014-11-11 Suvolta, Inc. Transistor having reduced junction leakage and methods of forming thereof
US8599623B1 (en) 2011-12-23 2013-12-03 Suvolta, Inc. Circuits and methods for measuring circuit elements in an integrated circuit device
US8877619B1 (en) 2012-01-23 2014-11-04 Suvolta, Inc. Process for manufacture of integrated circuits with different channel doping transistor architectures and devices therefrom
US8970289B1 (en) 2012-01-23 2015-03-03 Suvolta, Inc. Circuits and devices for generating bi-directional body bias voltages, and methods therefor
US9093550B1 (en) 2012-01-31 2015-07-28 Mie Fujitsu Semiconductor Limited Integrated circuits having a plurality of high-K metal gate FETs with various combinations of channel foundation structure and gate stack structure and methods of making same
US9406567B1 (en) 2012-02-28 2016-08-02 Mie Fujitsu Semiconductor Limited Method for fabricating multiple transistor devices on a substrate with varying threshold voltages
US8863064B1 (en) 2012-03-23 2014-10-14 Suvolta, Inc. SRAM cell layout structure and devices therefrom
US9299698B2 (en) 2012-06-27 2016-03-29 Mie Fujitsu Semiconductor Limited Semiconductor structure with multiple transistors having various threshold voltages
US8637955B1 (en) 2012-08-31 2014-01-28 Suvolta, Inc. Semiconductor structure with reduced junction leakage and method of fabrication thereof
US9112057B1 (en) 2012-09-18 2015-08-18 Mie Fujitsu Semiconductor Limited Semiconductor devices with dopant migration suppression and method of fabrication thereof
US9041126B2 (en) 2012-09-21 2015-05-26 Mie Fujitsu Semiconductor Limited Deeply depleted MOS transistors having a screening layer and methods thereof
WO2014071049A2 (en) 2012-10-31 2014-05-08 Suvolta, Inc. Dram-type device with low variation transistor peripheral circuits, and related methods
US8816754B1 (en) 2012-11-02 2014-08-26 Suvolta, Inc. Body bias circuits and methods
US9093997B1 (en) 2012-11-15 2015-07-28 Mie Fujitsu Semiconductor Limited Slew based process and bias monitors and related methods
US9070477B1 (en) 2012-12-12 2015-06-30 Mie Fujitsu Semiconductor Limited Bit interleaved low voltage static random access memory (SRAM) and related methods
US9112484B1 (en) 2012-12-20 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit process and bias monitors and related methods
US9268885B1 (en) 2013-02-28 2016-02-23 Mie Fujitsu Semiconductor Limited Integrated circuit device methods and models with predicted device metric variations
US8994415B1 (en) 2013-03-01 2015-03-31 Suvolta, Inc. Multiple VDD clock buffer
US8988153B1 (en) 2013-03-09 2015-03-24 Suvolta, Inc. Ring oscillator with NMOS or PMOS variation insensitivity
US9299801B1 (en) 2013-03-14 2016-03-29 Mie Fujitsu Semiconductor Limited Method for fabricating a transistor device with a tuned dopant profile
US9112495B1 (en) 2013-03-15 2015-08-18 Mie Fujitsu Semiconductor Limited Integrated circuit device body bias circuits and methods
US9449967B1 (en) 2013-03-15 2016-09-20 Fujitsu Semiconductor Limited Transistor array structure
US9478571B1 (en) 2013-05-24 2016-10-25 Mie Fujitsu Semiconductor Limited Buried channel deeply depleted channel transistor
US8976575B1 (en) 2013-08-29 2015-03-10 Suvolta, Inc. SRAM performance monitor
US9710006B2 (en) 2014-07-25 2017-07-18 Mie Fujitsu Semiconductor Limited Power up body bias circuits and methods
US9319013B2 (en) 2014-08-19 2016-04-19 Mie Fujitsu Semiconductor Limited Operational amplifier input offset correction with transistor threshold voltage adjustment
KR101923763B1 (ko) * 2015-03-13 2018-11-30 매그나칩 반도체 유한회사 레벨 쉬프트 회로 보호용 정전기 방전 보호 회로 및 소자
US20200194459A1 (en) * 2018-12-18 2020-06-18 Vanguard International Semiconductor Corporation Semiconductor devices and methods for fabricating the same

Family Cites Families (12)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5470766A (en) * 1994-06-06 1995-11-28 Integrated Devices Technology, Inc. Efficient method for fabricating optimal BiCMOS N-wells for bipolar and field effect transistors
US5559368A (en) * 1994-08-30 1996-09-24 The Regents Of The University Of California Dynamic threshold voltage mosfet having gate to body connection for ultra-low voltage operation
KR100189739B1 (ko) * 1996-05-02 1999-06-01 구본준 반도체 기판에 삼중웰을 형성하는 방법
US6330190B1 (en) * 1996-05-30 2001-12-11 Hyundai Electronics America Semiconductor structure for flash memory enabling low operating potentials
KR100239402B1 (ko) * 1997-04-02 2000-02-01 김영환 반도체 소자의 웰과 그 형성방법
US5776807A (en) * 1997-08-13 1998-07-07 Tritech Microelectronics, Ltd. Method for fabricating a triple well for bicmos devices
KR100328455B1 (ko) * 1997-12-30 2002-08-08 주식회사 하이닉스반도체 반도체소자의제조방법
DE69739267D1 (de) * 1997-12-31 2009-04-02 St Microelectronics Srl Methode und Schaltung zur Verbesserung der Eigenschaften eines ESD-Schutzes für integrierte Halbleiterschaltungen
US6258641B1 (en) * 1999-02-05 2001-07-10 Taiwan Semiconductor Manufacturing Company OTP (open trigger path) latchup scheme using triple and buried well for sub-quarter micron transistors
KR100345681B1 (ko) * 1999-06-24 2002-07-27 주식회사 하이닉스반도체 반도체소자의 삼중웰 형성방법
US7253047B2 (en) * 1999-09-01 2007-08-07 Micron Technology, Inc. Semiconductor processing methods of forming transistors, semiconductor processing methods of forming dynamic random access memory circuitry, and related integrated circuitry
US6525394B1 (en) * 2000-08-03 2003-02-25 Ray E. Kuhn Substrate isolation for analog/digital IC chips

Also Published As

Publication number Publication date
CN1571142A (zh) 2005-01-26
DE102004014923A1 (de) 2004-11-11
US20040219733A1 (en) 2004-11-04
CN1571142B (zh) 2010-05-26
US7008836B2 (en) 2006-03-07

Similar Documents

Publication Publication Date Title
SE0300924D0 (sv) A method to provide a triple well in an epitaxially based CMOS or BiCMOS process
TW200517532A (en) A method of fabricating an epitaxially grown layer
TW200501462A (en) Method to produce semiconductor-chips
ATE425136T1 (de) Verfahren zur herstellung substituierter 3-aryl- butyl-aminverbindungen
CA2411181A1 (en) Method of manufacturing multiple levels of automobile trim
AU2003294869A1 (en) Bipolar transistor with an improved base emitter junction and method for the production thereof
MX2007007723A (es) Un biomaterial implantable y un metodo para producirlo.
BRPI0507347A (pt) métodos de produção de l-treonina e de microrganismo produtor de l-treonina e microrganismo
GB0308407D0 (en) Method of obtaining 68 GA
SG163489A1 (en) Stress optimization in dual embedded epitaxially grown semiconductor processing
DK1311670T3 (da) Fremgangsmåde til massiv dirigeret mutagenese
DE602005002238D1 (de) Polarisierte gegenstände und herstellungsverfahren dafür
ATE438196T1 (de) Verfahren zur herstellung einer relaxierten sige- schicht
ATE366710T1 (de) Verfahren zur herstellung von molekularsieben
AR030735A1 (es) Un procedimiento para la produccion de un extracto de champinon natural
DE50214512D1 (de) Verfahren zur fruchtausdünnung
DE50213926D1 (de) Portsystem für einen perkutan implantierten port
NO20083269L (no) Prosess for a anvende krystallinsk orlistatmetoder
BRPI0514975A (pt) processo para produzir trietanolamina, e, trietanolamina
DE60317165D1 (de) Bakterielle autolysate
TW200511566A (en) Image sensor production method and image sensor
ATE391115T1 (de) Verfahren zur herstellung von diketenacetalen
TW200733257A (en) Method for fabricating a MESFET
DE60105314D1 (de) Verfahren zur herstellung von taxanderivaten
SG140447A1 (en) Method of forming a micro-rotating device, and a micro-rotating device produced by the method