RU2237927C2 - Stand for studying computer equipment - Google Patents

Abstract

FIELD: education devices engineering.

SUBSTANCE: stand has input field with mnemonic panel, setting means for logical 0 and 1, keyboard block, sound synthesizer, clock pulses generator, commands counter, two operative recording devices, four alphabet-digital indicators, logical element OR, two controlled commutators, arithmetic-logical device, comparator, displacement register, multiplexer.

EFFECT: broader functional and didactic capabilities.

7 dwg

Description

The invention relates to the field of training devices and can be used to study the basics of the operation of both individual computer modules and microcomputers in general.

The closest technical solution, selected as a prototype, is a device for teaching the basics of computer technology (RF, p.№2011230, G 09 V 23/18), containing a clock generator, a command counter, a dial-up field, a keyboard block, an indication unit, logical element OR.

The disadvantages of this prototype are limited functionality that does not allow to form the structure of microcomputers and other machines to demonstrate the operation of computer technology and obtain educational and gaming effects.

The problem solved by the invention is the expansion of functional and didactic capabilities, the study at a higher and integrated level of computer technology.

This task is performed due to the fact that a number of devices used in various combinations are additionally introduced into the stand for studying computer facilities. Various options for switching devices allow not only to study the stand-alone operation of the stand, but also allow to form:

- calculator with indication of operands, operation code, result;

- microcomputers with possible separation of memory of commands and numbers with direct and indirect addressing;

- programmable synthesizer of tunes;

- machines for controlling knowledge in various versions.

The proposed technical solution has the following distinctive features from the prototype: arithmetic logic unit (ALU), shift register (AWG), comparator (KM), tone sound synthesizer (TSS), multiplexer (MP), the first and second managed switches, logical controller " 0 "and" 1 ", the first and second random access memory (RAM), alphanumeric indicators (ATS).

Arithmetic logic unit (ALU) is necessary for arithmetic and logical operations with operands arriving at its inputs. When studying the calculator, the ALU is used as a two-input device, the operands are fed to its inputs: When studying the operation of the microcomputer, the ALU is converted to a single-input device (unicast), and the second operand is fed from the ALU output through an intermediate register in which the result of the previous operation is stored.

To study the operation of the calculator, a logical "0" and "1" input controller has been introduced, which is necessary for installing unnamed binary combinations at the inputs of various devices located on the typesetting field (ALU, random access memory, comparator, etc.).

The first and second random access memory (RAM) are used to store the data entered in them, which are interpreted differently depending on the task being studied (operands, control bits, etc.). In addition, data can be entered into the second RAM during its operation as part of the assembled microcomputer.

Alphanumeric indicators (ATIs) are used to visualize the state of a four-digit bus suitable for each of them (display in hexadecimal code).

The multiplexer is used to distribute the data stream entering its inputs. In this application, it is used as part of a microcomputer to determine the data source (direct and indirect addressing).

The first and second managed switches are required to connect / disconnect the second, third and fourth alphanumeric indicators from the circuit for use as independent indicators for other purposes.

Thus, the proposed technical solution provides a simplification of switching schemes and, accordingly, the device as a whole while increasing the reliability of the generated circuits.

The above set of features characterizing the claimed object determines the achievement of such a technical result, which provides a solution to the problem of the invention.

The analysis of the prior art shows that there is no known stand, which is inherent in the features identical to all the essential features of this invention. This indicates the novelty of the proposed technical solution.

The proposed technical solution is applicable, workable, feasible and reproducible, because can be manufactured under conditions of serial and single production using various commercially available components, and therefore meets the patentability condition "industrial applicability".

Figure 1 shows the structural diagram of the stand, figure 2 is a mnemonic false panel of the dialed field, figure 3 is a diagram collected on the dialed field for entering data into random access memory; figure 4 is a microcomputer diagram assembled on a typesetting field; 5 is a diagram of a programmable melody synthesizer; Fig.6 is a diagram of a control and training machine for selecting numbers of correct answers from a list of possible ones with storing numbers in memory: Fig.7 is a diagram of a control and training arithmetic machine with indication of correct answers.

The stand for the study of computer technology contains a type-setting field 1 (Fig. 1) with a mnemonic falipanel 2 (Fig. 2), to which a dial 3 of logical "0" and "1", a keyboard unit 4, an audio synthesizer 5 and a clock generator 6 are connected pulses, which is also connected to the counting input of the instruction counter 7, the control and parallel data input inputs (shown in FIG. 1 by one input) of which are connected to the dialing field 1, and the output is also connected to the dialing field 1 and the address input of the first random access memory ( RAM) 8, input control and bus and the data of which is connected to the set-up field 1. The stand also contains four alphanumeric indicators (ATS) 9-12, the first 9, the second 10 and through the logical element OR 13, the fourth 12 ATS connected to the set-up field 1, the first 14 and second 15 managed switches are interconnected by a control bus that is connected to an arithmetic logic unit (ALU) 16. The output of the second managed switch 15 is connected to the inputs of the third ADC 11 and through the logical element OR 13 of the fourth ADC 12. The first data input of the ALU 16 is connected to the first control switch 14, and the second data input and the operation code control input to the dial field 1. The input of the indication node 17 is connected to the shift register 18, the first input of which is connected to the comparator 19, and the second to the dial field 1. Address input, control input (shown in Fig. 1 by one input) and the data bus of the second RAM 20 is connected to the dial-up field 1, and the data bus is connected to the second data input of the multiplexer 21, the second data input, the control input and data output of which is also connected to the dial-up field 1. Output data ALU 16 is connected to the second managed switch 15, the dial field 1 and the first input of the comparator 19, the second input of which is connected to the dial field 1.

The device operates as follows.

An example of the work of a stand for studying computer facilities is shown for two cases: studying the basics of a calculator and a microcomputer.

To study the operation of the calculator, the student needs to collect the following diagram on the mnemonic false panel 2 of the dial field 1 (Fig. 2) using the connecting plugs: from the output of the command counter 7 (Fig. 1), the number in binary decimal code is supplied to the second input of the arithmetic-logical data devices (ALU) 16 (the first operand) and simultaneously on the first 9 alphanumeric indicator (ATS). At the first input of the ALU 16 through the first managed switch 14 and at the same time at the second 10 of the ADC, a certain binary-decimal number from the setpoint 3 of logical "0" and "1" is set. A keyboard unit 4 is connected to the second input of the comparator 19. The code of one of the arithmetic operations, for example, multiplication, is supplied to the ALU 16 operation code control input from the setpoint 3 of logical “0” and “1”. After that, the clock pulse generator 6 is started and the numbers from "0" to "9", which are factors for the second operand, are sorted on the indicator of the first 9 ATs. The student must enter the answer on the keyboard block 4, which in the comparator 19 is compared with the result obtained in ALU 16, and at the end of the allotted time, is entered into the shift register 18. When the answer is correct, the LED of the indication unit 17 lights up. The number of LEDs that are on corresponds to the number of correct answers.

When emitting the work of a microcomputer, random access memory devices are used. Before using the first 8 and second 20 random access memory (RAM), you must enter the relevant data. To do this, on the false panels 2 (Fig. 2) of the composing field 1, a circuit is assembled (Fig. 3) using the keyboard unit 4, the command counter 7, the first 8 or second 20 RAM and indicators 9, 10 and 12 of the ACI. The first 9 ATsI is used to control the data address, the second 10 and the fourth 12 ATsI - to control the entered data. After programming, the circuit is disassembled.

To study the operation of a microcomputer, it is necessary to collect the following diagram on a typesetting field (Fig. 4): three lines from the data bus of the first RAM 8 are fed to the control input of the ALU operation code 16. One data bus line of the first RAM 8 is fed to the control input of the multiplexer 21, choosing the method addressing. These four lines go to the fourth 12 ATsI to display the operation code and addressing method. The remaining four lines of the first RAM 8 are simultaneously fed to the address input of the second RAM 20 and the first data input of the multiplexer 21. The data output of the multiplexer 21 is connected to the parallel input of the data of the command counter 7, the second data input of the ALU 16 and the first 9 ACI, which displays the ALU 16 operand or transition address. The address output of the command counter 7 is connected to the second 10 ACI and displays only the current address of the command (the first managed switch 14 is open). The first data input of ALU 16 receives the result of the last mathematical operation obtained in ALU 16 (the so-called "unicast ALU"). The result of the ALU operation 16 is displayed on the third 11 ATs through the second managed switch 15 (not shown in Fig. 4), and also fed through the data bus to the second RAM 20 to write the result to memory (if this is a write command).

After assembling in this way, the microcomputer can begin to carry out the task. The instruction counter 7, clocked by the clock generator 6, selects the next executable instruction from the first RAM 8. Depending on the command code and the addressing method, the operand is selected from the first 8 (direct addressing) or second 20 (indirect addressing) RAM, with which mathematical or logical operation takes place in ALU 16. In addition, the operand may be the address of the transition based on the results of previous logical or mathematical operations. In this case, the transition address from the output of the multiplexer 21 is fed to the input of the parallel input of the command counter 7. The keyboard unit 4 allows you to intervene in the executable program, stop the program, or execute it in steps. At the same time, all the necessary information about the implementation of the program is displayed on the first 9, second 10, third 11 and fourth 12 ATS. The ALU 16 command system is extremely simplified and consists of eight operations:

addition - adds the operand to the second input of ALU data with the result of the previous mathematical operation;

subtraction - subtracts the operand coming to the second input of ALU data from the result of the previous mathematical operation;

multiplication - multiplies the operand coming to the second input of ALU data by the result of the previous mathematical operation;

unconditional transition - carries out unconditional transfer of control to the team whose address is specified in the "unconditional transition" command;

conditional transition (if the result is <0) - carries out a conditional transfer of control to the team whose address is specified in the conditional transition command if the result of the previous mathematical operation was <0;

reading - writes to the output register ALU data depending on the addressing method from the first or second RAM;

write - records the result of a previous mathematical operation from the ALU output register to the second RAM;

stop - stops program execution.

To study the operation of a hard-program machine, which is considered by the example of assembling a musical synthesizer, the student collects a circuit on a typesetting field 1 (Fig. 5). Before completing the assembly, it is necessary to program the first RAM 8 (figure 3). Codes of notes are entered into it in the order in which they will later sound. The keyboard block 4 is connected to the clock generator 6 to stop or start it and to the reset input of the command counter 7. The overflow signal of the command counter 7 is connected to the stop input of the clock 6. The output of the first RAM 8 is connected to the sound synthesizer 5. Learning through the keyboard block 4 resets the command counter 7 to zero, thereby selecting the first note from the first RAM 8, then starting the clock 6 through the keyboard block 4, listens to the melody from the first RAM with the given generator clock 7 ramp.

To study the operation of the control and training machine for selecting the numbers of correct answers from the list of possible ones with storing the numbers in memory, the student collects a circuit on a typesetting field 1 (Fig. 6). Before completing the assembly, it is necessary to program the first RAM 8 (figure 3). Data corresponding to the correct answers is entered into it. The trainee starts the clock generator 6 using the keyboard block 4 and simultaneously enables the operation of the command counter 7. On the second 10 ACI, the question number is displayed sequentially from 0 to 9. The trainee must enter the correct time interval on the keyboard block 4 assigned to him by the clock block 6 answer. If the data from the first RAM 8 and the data from the keyboard unit 4 coinciding with the first and second inputs of the comparator 19 coincide, a logical “1” is formed at its output, and if it does not match, a logical “0” is entered, which is entered into the shift register 18, whose state displays the display unit 17 (if the answer is correct, one of the LEDs corresponding to this question lights up, if the answer is incorrect, no). After answering the last (ninth) question, feedback from the command counter 7 stops the clock 6.

To study the work of the control-training arithmetic machine with the indication of the correct answers in the time-out mode or without it, the student collects using the false panel 2 on the dialing field 1 a circuit (Fig. 7). The control code of the ALU operation code 16 is input from the master 3 of logical “0” and “1” an operation code (for example, a multiplication operation). The code of the first operand (multiplier), which is displayed on the second ADC 10, is also assigned to the first ALU 16 data input from the master 3 through the first managed switch 14 and the second operand (multiplied) from the command counter 7, which is indicated on first ATI 9. The student starts using the keyboard block 4 the clock 6 and at the same time allows the operation of the counter 7. Then the student in the time allocated to him by the pulse generator 6 should dial the correct answer on the keyboard 4 t If the data from ALU 16 and the data from the keyboard unit 4 coinciding with the first and second inputs of the comparator 19 coincide, a logical “1” is formed at its output, and if it does not match, a logical “0” is entered, which are entered in the shift register 18, the state of which displays indication unit 17 (if the answer is correct, one of the LEDs corresponding to this question lights up, if the answer is incorrect, no). After answering the last (ninth) question, feedback from the command counter 7 stops the clock 6.

With the help of the stand, the student can also collect and study the work and other structures of technical means.

Claims (1)

A bench for the study of computer technology, containing a dial-up field, a clock generator connected to the counting input of the command counter, a keyboard unit connected to the dial-up field, an indication unit and an OR logical element, characterized in that it includes a sound synthesizer and a logic input “0” and “1” connected to the typesetting field, the first and second random access memory, multiplexer, four alphanumeric indicators, the first and second managed switches, arithmetic-logical a device, a comparator and a shift register, with the first data input, control input and output of the multiplexer connected to a typesetting field, and the second data input to a data bus of the second random access memory, clock control input / output and control and parallel data input inputs the command counter is connected to the typesetting field, and the output of the command counter is connected to the typesetting field and address input of the first random access memory, the control input and data bus of which are connected to the set the first field, which is connected to the address input, control input and data bus of the second storage device, the first and second managed switches are connected to the control bus, which is connected to the corresponding output of the arithmetic logic device, the first data input of which is connected to the first managed switch, and the second input data and the operation code control input - to a dial-up field, which is connected to the inputs of the first, second and through the logical element OR of the fourth alphanumeric indicators, data output arithmetic-logic device is connected to a typesetting field, the input of the second managed switch and the first input of the comparator, the second input of which is connected to the typesetting field, and the output to the first input of the shift register, the second input of which is connected to the typesetting field, and the output to the display unit , the first managed switch is connected to the input of the second alphanumeric indicator, and the second managed switch is connected to the inputs of the third and through the logical element OR, of the fourth alphanumeric indicators.

Images