RU2137182C1 - Выполнение инструкции обработки данных - Google Patents

Выполнение инструкции обработки данных Download PDF

Info

Publication number
RU2137182C1
RU2137182C1 RU96107418A RU96107418A RU2137182C1 RU 2137182 C1 RU2137182 C1 RU 2137182C1 RU 96107418 A RU96107418 A RU 96107418A RU 96107418 A RU96107418 A RU 96107418A RU 2137182 C1 RU2137182 C1 RU 2137182C1
Authority
RU
Russia
Prior art keywords
instruction
data processing
data
memory
executed
Prior art date
Application number
RU96107418A
Other languages
English (en)
Russian (ru)
Other versions
RU96107418A (ru
Inventor
Вивиан Джаггар Дэвид
Original Assignee
Арм Лимитед
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Арм Лимитед filed Critical Арм Лимитед
Publication of RU96107418A publication Critical patent/RU96107418A/ru
Application granted granted Critical
Publication of RU2137182C1 publication Critical patent/RU2137182C1/ru

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/38—Concurrent instruction execution, e.g. pipeline or look ahead
    • G06F9/3861—Recovery, e.g. branch miss-prediction, exception handling
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30072—Arrangements for executing specific machine instructions to perform conditional operations, e.g. using predicates or guards

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Advance Control (AREA)
  • Test And Diagnosis Of Digital Computers (AREA)
  • Executing Machine-Instructions (AREA)
  • Techniques For Improving Reliability Of Storages (AREA)
  • Debugging And Monitoring (AREA)
RU96107418A 1993-09-23 1994-08-16 Выполнение инструкции обработки данных RU2137182C1 (ru)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB9319662A GB2282245B (en) 1993-09-23 1993-09-23 Execution of data processing instructions
GB9319662.4 1993-09-23
PCT/GB1994/001793 WO1995008801A1 (en) 1993-09-23 1994-08-16 Execution of data processing instructions

Publications (2)

Publication Number Publication Date
RU96107418A RU96107418A (ru) 1998-07-27
RU2137182C1 true RU2137182C1 (ru) 1999-09-10

Family

ID=10742425

Family Applications (1)

Application Number Title Priority Date Filing Date
RU96107418A RU2137182C1 (ru) 1993-09-23 1994-08-16 Выполнение инструкции обработки данных

Country Status (13)

Country Link
US (1) US5961633A (index.php)
EP (1) EP0721619B1 (index.php)
JP (1) JP3553946B2 (index.php)
KR (1) KR100335785B1 (index.php)
CN (1) CN1099633C (index.php)
DE (1) DE69414592T2 (index.php)
GB (1) GB2282245B (index.php)
IL (1) IL110799A (index.php)
IN (1) IN189692B (index.php)
MY (1) MY121544A (index.php)
RU (1) RU2137182C1 (index.php)
TW (1) TW332266B (index.php)
WO (1) WO1995008801A1 (index.php)

Cited By (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2313126C2 (ru) * 2002-06-07 2007-12-20 Интел Корпорейшн Система и способ для защиты от недоверенного кода режима управления с системой с помощью переадресации прерывания режима управления системой и создания контейнера виртуальной машины
RU2397539C2 (ru) * 2005-10-31 2010-08-20 Майкрософт Корпорейшн Обновления драйвера дисплея без перезагрузки

Families Citing this family (21)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH1049368A (ja) * 1996-07-30 1998-02-20 Mitsubishi Electric Corp 条件実行命令を有するマイクロプロセッサ
JP2006510998A (ja) * 2002-12-12 2006-03-30 エイアールエム リミテッド データ処理システム内の処理アクティビティのマスキング
US20040230781A1 (en) * 2003-05-16 2004-11-18 Via-Cyrix, Inc. Method and system for predicting the execution of conditional instructions in a processor
US9292470B2 (en) 2011-04-07 2016-03-22 Via Technologies, Inc. Microprocessor that enables ARM ISA program to access 64-bit general purpose registers written by x86 ISA program
EP2695055B1 (en) 2011-04-07 2018-06-06 VIA Technologies, Inc. Conditional load instructions in an out-of-order execution microprocessor
US9043580B2 (en) 2011-04-07 2015-05-26 Via Technologies, Inc. Accessing model specific registers (MSR) with different sets of distinct microinstructions for instructions of different instruction set architecture (ISA)
US8880851B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Microprocessor that performs X86 ISA and arm ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US9898291B2 (en) 2011-04-07 2018-02-20 Via Technologies, Inc. Microprocessor with arm and X86 instruction length decoders
US9274795B2 (en) 2011-04-07 2016-03-01 Via Technologies, Inc. Conditional non-branch instruction prediction
US9128701B2 (en) 2011-04-07 2015-09-08 Via Technologies, Inc. Generating constant for microinstructions from modified immediate field during instruction translation
US9176733B2 (en) 2011-04-07 2015-11-03 Via Technologies, Inc. Load multiple and store multiple instructions in a microprocessor that emulates banked registers
US8880857B2 (en) 2011-04-07 2014-11-04 Via Technologies, Inc. Conditional ALU instruction pre-shift-generated carry flag propagation between microinstructions in read-port limited register file microprocessor
US9141389B2 (en) 2011-04-07 2015-09-22 Via Technologies, Inc. Heterogeneous ISA microprocessor with shared hardware ISA registers
US9244686B2 (en) 2011-04-07 2016-01-26 Via Technologies, Inc. Microprocessor that translates conditional load/store instructions into variable number of microinstructions
US9645822B2 (en) 2011-04-07 2017-05-09 Via Technologies, Inc Conditional store instructions in an out-of-order execution microprocessor
US8924695B2 (en) 2011-04-07 2014-12-30 Via Technologies, Inc. Conditional ALU instruction condition satisfaction propagation between microinstructions in read-port limited register file microprocessor
US9317288B2 (en) 2011-04-07 2016-04-19 Via Technologies, Inc. Multi-core microprocessor that performs x86 ISA and ARM ISA machine language program instructions by hardware translation into microinstructions executed by common execution pipeline
US9032189B2 (en) 2011-04-07 2015-05-12 Via Technologies, Inc. Efficient conditional ALU instruction in read-port limited register file microprocessor
US9378019B2 (en) 2011-04-07 2016-06-28 Via Technologies, Inc. Conditional load instructions in an out-of-order execution microprocessor
US9146742B2 (en) 2011-04-07 2015-09-29 Via Technologies, Inc. Heterogeneous ISA microprocessor that preserves non-ISA-specific configuration state when reset to different ISA
US9336180B2 (en) 2011-04-07 2016-05-10 Via Technologies, Inc. Microprocessor that makes 64-bit general purpose registers available in MSR address space while operating in non-64-bit mode

Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3766527A (en) * 1971-10-01 1973-10-16 Sanders Associates Inc Program control apparatus
SU1259260A1 (ru) * 1985-02-20 1986-09-23 Военный Инженерный Краснознаменный Институт Им.А.Ф.Можайского Устройство управлени выборкой команд
US4864496A (en) * 1987-09-04 1989-09-05 Digital Equipment Corporation Bus adapter module for interconnecting busses in a multibus computer system

Family Cites Families (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
GB1480209A (en) * 1974-07-03 1977-07-20 Data Loop Ltd Digital computers
JPS54107645A (en) * 1978-02-13 1979-08-23 Hitachi Ltd Information processor
JPS6247746A (ja) * 1985-08-27 1987-03-02 Fujitsu Ltd 割り込み制御方式
JPH01229326A (ja) * 1988-03-09 1989-09-13 Toshiba Corp 情報処理装置
JPH01310443A (ja) * 1988-06-09 1989-12-14 Nec Corp 情報処理装置
US5202967A (en) * 1988-08-09 1993-04-13 Matsushita Electric Industrial Co., Ltd. Data processing apparatus for performing parallel decoding and parallel execution of a variable word length instruction
JPH0335323A (ja) * 1989-06-30 1991-02-15 Toshiba Corp 命令実行制御方式

Patent Citations (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3766527A (en) * 1971-10-01 1973-10-16 Sanders Associates Inc Program control apparatus
SU1259260A1 (ru) * 1985-02-20 1986-09-23 Военный Инженерный Краснознаменный Институт Им.А.Ф.Можайского Устройство управлени выборкой команд
US4864496A (en) * 1987-09-04 1989-09-05 Digital Equipment Corporation Bus adapter module for interconnecting busses in a multibus computer system

Non-Patent Citations (1)

* Cited by examiner, † Cited by third party
Title
M.MULLER "APMG a High Performance Low Power Consumption Macrocell", SAN FRANCISCO, CA, US, COMPSON SPRING'93, February 1993, стр. 80-87. *

Cited By (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2313126C2 (ru) * 2002-06-07 2007-12-20 Интел Корпорейшн Система и способ для защиты от недоверенного кода режима управления с системой с помощью переадресации прерывания режима управления системой и создания контейнера виртуальной машины
RU2397539C2 (ru) * 2005-10-31 2010-08-20 Майкрософт Корпорейшн Обновления драйвера дисплея без перезагрузки
US8056072B2 (en) 2005-10-31 2011-11-08 Microsoft Corporation Rebootless display driver upgrades
US8302089B2 (en) 2005-10-31 2012-10-30 Microsoft Corporation Rebootless display driver upgrades

Also Published As

Publication number Publication date
KR100335785B1 (ko) 2002-11-30
TW332266B (en) 1998-05-21
IN189692B (index.php) 2003-04-12
DE69414592T2 (de) 1999-05-06
WO1995008801A1 (en) 1995-03-30
CN1099633C (zh) 2003-01-22
MY121544A (en) 2006-02-28
DE69414592D1 (de) 1998-12-17
CN1134193A (zh) 1996-10-23
GB2282245A (en) 1995-03-29
KR960705271A (ko) 1996-10-09
JPH09503876A (ja) 1997-04-15
EP0721619A1 (en) 1996-07-17
US5961633A (en) 1999-10-05
EP0721619B1 (en) 1998-11-11
GB2282245B (en) 1998-04-15
IL110799A0 (en) 1994-11-11
GB9319662D0 (en) 1993-11-10
IL110799A (en) 1997-09-30
JP3553946B2 (ja) 2004-08-11

Similar Documents

Publication Publication Date Title
RU2137182C1 (ru) Выполнение инструкции обработки данных
EP0528585B1 (en) Data processing system with internal instruction cache
EP0380858B1 (en) Method and apparatus for detecting and correcting errors in a pipelined computer system
US4503495A (en) Data processing system common bus utilization detection logic
US5341482A (en) Method for synchronization of arithmetic exceptions in central processing units having pipelined execution units simultaneously executing instructions
US5566303A (en) Microcomputer with multiple CPU'S on a single chip with provision for testing and emulation of sub CPU's
US7577874B2 (en) Interactive debug system for multiprocessor array
US20070180334A1 (en) Multi-frequency debug network for a multiprocessor array
US6304984B1 (en) Method and system for injecting errors to a device within a computer system
EP0431326A2 (en) Inter-processor interrupts in an n-element multi-processor
CA1171968A (en) Microprocessor architecture having internal access means
US5420989A (en) Coprocessor interface supporting I/O or memory mapped communications
US5146569A (en) System for storing restart address of microprogram, determining the validity, and using valid restart address to resume execution upon removal of suspension
US4628445A (en) Apparatus and method for synchronization of peripheral devices via bus cycle alteration in a microprocessor implemented data processing system
US5229999A (en) Method and apparatus for integrity testing of fault monitoring logic
EP0535697A1 (en) Microprocessor bus interface protocol analyzer
EP0290942A2 (en) Guest machine execution control system for virtual machine system
EP0297892B1 (en) Apparatus and method for control of asynchronous program interrupt events in a data processing system
EP0596144A1 (en) Hierarchical memory system for microcode and means for correcting errors in the microcode
JPS5939052B2 (ja) 情報処理装置及び方法
JPH08171504A (ja) エミュレ−ション装置
AU1490888A (en) Apparatus and method for synchronization of arithmetic exceptions in parallel pipelined execution units
EP0297890A2 (en) Apparatus and method for data induced condition signaling
JP2808985B2 (ja) 情報処理装置及びデバッグ装置
JPS6146535A (ja) 擬似エラ−設定制御方式

Legal Events

Date Code Title Description
MM4A The patent is invalid due to non-payment of fees

Effective date: 20070817