RO97010B1 - Sequential programmer - Google Patents
Sequential programmerInfo
- Publication number
- RO97010B1 RO97010B1 RO126309A RO12630986A RO97010B1 RO 97010 B1 RO97010 B1 RO 97010B1 RO 126309 A RO126309 A RO 126309A RO 12630986 A RO12630986 A RO 12630986A RO 97010 B1 RO97010 B1 RO 97010B1
- Authority
- RO
- Romania
- Prior art keywords
- input
- outputs
- channel
- output
- binary sequence
- Prior art date
Links
- 238000010409 ironing Methods 0.000 abstract 1
- 238000000034 method Methods 0.000 abstract 1
Landscapes
- Complex Calculations (AREA)
Abstract
Inventia are ca obiect un programator secvential destinat comenzii proceselor de calcat automate. Acesta este constituit dintr-un generator de tact, conectat, prin doua porti, la intrarea unui numarator binar de secvente, la intrarea unui numarator zecimal de secvente si la intrarea de tact a unui bistabil. iesire de adrese a numaratorului binar de secvente este conectata la intrarile de adrese ale unei memorii RAM, la care sunt conectate si iesirile de adrese ale unui numarator de canale si iesirile unui comutator decadic de program. Iesirea Q a bistabilului de tip D este conectata la intrarea de date a memoriei. Iesirea de date a memoriei este conectata la intrarile de date ale bistabilelor de canal, ale caror iesiri sunt conetate prin intermediul unui bloc de amplificare canale la un bloc de relee de actionare.The invention relates to a sequential programmer for controlling automatic ironing processes. It consists of a clock generator connected through two gates to the input of a binary sequence counter at the input of a decimal number of sequences and the tact input of a bistable. the address binary sequence output is connected to the address inputs of a RAM, to which are also connected the outputs of a channel counter and the outputs of a program decade switch. The Q output of the D-type flip-flop is connected to the memory data input. The memory data output is connected to the channel bistables data inputs, whose outputs are conveyed via a channel amplifier block to a relay block.
Priority Applications (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| RO126309A RO97010B1 (en) | 1986-12-30 | 1986-12-30 | Sequential programmer |
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| RO126309A RO97010B1 (en) | 1986-12-30 | 1986-12-30 | Sequential programmer |
Publications (1)
| Publication Number | Publication Date |
|---|---|
| RO97010B1 true RO97010B1 (en) | 1989-06-01 |
Family
ID=40905368
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| RO126309A RO97010B1 (en) | 1986-12-30 | 1986-12-30 | Sequential programmer |
Country Status (1)
| Country | Link |
|---|---|
| RO (1) | RO97010B1 (en) |
-
1986
- 1986-12-30 RO RO126309A patent/RO97010B1/en unknown
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| ES436801A1 (en) | Precision current-source arrangement | |
| SE9301000L (en) | Method and apparatus for rapid change of functionality in a telecommunication system | |
| EP0309302A3 (en) | Interchange system between logic modules | |
| GB1447713A (en) | Control arrangement for time-division switching network | |
| RO97010B1 (en) | Sequential programmer | |
| ATE77192T1 (en) | MODULAR STRUCTURED DIGITAL COMMUNICATION SYSTEM. | |
| FR2261663A1 (en) | Counter unit comprising Johnson counter using register - has register feedback loop including inverter | |
| US3035187A (en) | Pulse pick-out system | |
| ES8307028A1 (en) | PROGRAMMABLE KNITTING MACHINE. | |
| CH617058B (en) | ELECTRONIC WATCH PART. | |
| US3100837A (en) | Adder-subtracter | |
| RO97009B1 (en) | Sequential programmer | |
| JPS54154964A (en) | Programable counter | |
| KR840008101A (en) | Non-Integer Programmable Counter | |
| KR900002383B1 (en) | Time Slot Designator in Time Division Multiplexing | |
| RO101560B1 (en) | Sequential programmer | |
| FR2312811A1 (en) | Electronic clock performing several control functions - has common integrated current network including logic gates for function selection | |
| SU917313A1 (en) | Programme-controlled pulse generator | |
| SU1508210A1 (en) | Arithmetic computing device | |
| SU652563A1 (en) | Address shaper | |
| SU373890A1 (en) | ALL-UNION I | |
| SU930626A1 (en) | Pulse delay device | |
| KR19990006542A (en) | Reprogrammable switching circuit with optimized programming code and method for optimizing signal execution time of reprogrammable switching circuit | |
| SU832715A1 (en) | Pulse monitoring device | |
| KR900006371Y1 (en) | Digital data input circuit per slot in time division multiple communication system |