PT985180E - Processo para prevenir conflitos entre memorias tampao, de dados, em computacoes de fluxos de dados - Google Patents

Processo para prevenir conflitos entre memorias tampao, de dados, em computacoes de fluxos de dados

Info

Publication number
PT985180E
PT985180E PT98918838T PT98918838T PT985180E PT 985180 E PT985180 E PT 985180E PT 98918838 T PT98918838 T PT 98918838T PT 98918838 T PT98918838 T PT 98918838T PT 985180 E PT985180 E PT 985180E
Authority
PT
Portugal
Prior art keywords
input
data
program
available
inputs
Prior art date
Application number
PT98918838T
Other languages
English (en)
Inventor
Craig W Stanfill
Clifford A Lasser
Original Assignee
Initio Software Corp Ab
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Initio Software Corp Ab filed Critical Initio Software Corp Ab
Publication of PT985180E publication Critical patent/PT985180E/pt

Links

Classifications

    • GPHYSICS
    • G06COMPUTING; CALCULATING OR COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00Arrangements for program control, e.g. control units
    • G06F9/06Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/46Multiprogramming arrangements
    • G06F9/52Program synchronisation; Mutual exclusion, e.g. by means of semaphores
    • G06F9/524Deadlock detection or avoidance

Landscapes

  • Engineering & Computer Science (AREA)
  • Software Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
  • Input From Keyboards Or The Like (AREA)
  • Small-Scale Networks (AREA)
  • Computer And Data Communications (AREA)
  • Multi Processors (AREA)
  • Stored Programmes (AREA)
  • Complex Calculations (AREA)
  • Memory System Of A Hierarchy Structure (AREA)
  • Selective Calling Equipment (AREA)
  • Communication Control (AREA)
  • Hardware Redundancy (AREA)
PT98918838T 1997-04-28 1998-04-28 Processo para prevenir conflitos entre memorias tampao, de dados, em computacoes de fluxos de dados PT985180E (pt)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US08/847,909 US6088716A (en) 1997-04-28 1997-04-28 Method for preventing buffer deadlock in dataflow computations

Publications (1)

Publication Number Publication Date
PT985180E true PT985180E (pt) 2006-07-31

Family

ID=25301795

Family Applications (1)

Application Number Title Priority Date Filing Date
PT98918838T PT985180E (pt) 1997-04-28 1998-04-28 Processo para prevenir conflitos entre memorias tampao, de dados, em computacoes de fluxos de dados

Country Status (12)

Country Link
US (1) US6088716A (pt)
EP (1) EP0985180B1 (pt)
JP (1) JP3310304B2 (pt)
AT (1) ATE321304T1 (pt)
AU (1) AU7168598A (pt)
CA (1) CA2288892C (pt)
CY (1) CY1106438T1 (pt)
DE (1) DE69833936T2 (pt)
DK (1) DK0985180T3 (pt)
ES (1) ES2256937T3 (pt)
PT (1) PT985180E (pt)
WO (1) WO1998049628A2 (pt)

Families Citing this family (29)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US5909681A (en) 1996-03-25 1999-06-01 Torrent Systems, Inc. Computer system and computerized method for partitioning data for parallel processing
US7164422B1 (en) * 2000-07-28 2007-01-16 Ab Initio Software Corporation Parameterized graphs with conditional components
US7167850B2 (en) 2002-10-10 2007-01-23 Ab Initio Software Corporation Startup and control of graph-based computation
WO2005001687A2 (en) 2003-06-25 2005-01-06 Ab Initio Software Corporation Computer-aided parallelizing of computation graphs
US7743382B2 (en) * 2003-11-03 2010-06-22 Ramal Acquisition Corp. System for deadlock condition detection and correction by allowing a queue limit of a number of data tokens on the queue to increase
US7461236B1 (en) * 2005-03-25 2008-12-02 Tilera Corporation Transferring data in a parallel processing environment
US7716630B2 (en) * 2005-06-27 2010-05-11 Ab Initio Technology Llc Managing parameters for graph-based computations
US7877350B2 (en) * 2005-06-27 2011-01-25 Ab Initio Technology Llc Managing metadata for graph-based computations
US7822615B2 (en) * 2005-06-27 2010-10-26 Ab Initio Technology Llc Translating expressions in a computing environment
US7231237B2 (en) * 2005-08-31 2007-06-12 Motorola, Inc. Wireless communication device with strategically positioned antenna
US7870556B2 (en) * 2006-05-16 2011-01-11 Ab Initio Technology Llc Managing computing resources in graph-based computations
WO2008021953A2 (en) 2006-08-10 2008-02-21 Ab Initio Software Llc Distributing services in graph-based computations
US9053072B2 (en) * 2007-01-25 2015-06-09 Hewlett-Packard Development Company, L.P. End node transactions at threshold-partial fullness of storage space
CN101821721B (zh) 2007-07-26 2017-04-12 起元技术有限责任公司 具有误差处理的事务型基于图的计算
US8595391B1 (en) * 2008-03-14 2013-11-26 Xilinx, Inc. Automatic queue sizing for dataflow applications
US20090282058A1 (en) * 2008-05-12 2009-11-12 Expressor Software Method and system for developing data integration applications with reusable functional rules that are managed according to their output variables
KR101730513B1 (ko) 2009-02-13 2017-04-26 아브 이니티오 테크놀로지 엘엘시 태스크 실행 관리
US8667329B2 (en) * 2009-09-25 2014-03-04 Ab Initio Technology Llc Processing transactions in graph-based applications
WO2011159759A1 (en) 2010-06-15 2011-12-22 Ab Initio Technology Llc Dynamically loading graph-based computations
US9003084B2 (en) 2011-02-18 2015-04-07 Ab Initio Technology Llc Sorting
US8447901B2 (en) 2011-02-18 2013-05-21 Ab Initio Technology Llc Managing buffer conditions through sorting
US10108521B2 (en) 2012-11-16 2018-10-23 Ab Initio Technology Llc Dynamic component performance monitoring
US9507682B2 (en) 2012-11-16 2016-11-29 Ab Initio Technology Llc Dynamic graph performance monitoring
US9274926B2 (en) 2013-01-03 2016-03-01 Ab Initio Technology Llc Configurable testing of computer programs
CA2932763C (en) 2013-12-05 2022-07-12 Ab Initio Technology Llc Managing interfaces for dataflow graphs composed of sub-graphs
US10657134B2 (en) 2015-08-05 2020-05-19 Ab Initio Technology Llc Selecting queries for execution on a stream of real-time data
US10671669B2 (en) 2015-12-21 2020-06-02 Ab Initio Technology Llc Sub-graph interface generation
JP7064367B2 (ja) * 2018-03-30 2022-05-10 株式会社デンソー デッドロック回避方法、デッドロック回避装置
JP7039365B2 (ja) * 2018-03-30 2022-03-22 株式会社デンソー デッドロック回避方法、デッドロック回避装置

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4298954A (en) * 1979-04-30 1981-11-03 International Business Machines Corporation Alternating data buffers when one buffer is empty and another buffer is variably full of data
US5204965A (en) * 1985-08-20 1993-04-20 Schlumberger Technology Corporation Data processing system using stream stores
JP2521016B2 (ja) * 1991-12-31 1996-07-31 インターナショナル・ビジネス・マシーンズ・コーポレイション マルチメディア・デ―タ処理システム
DE4321776C1 (de) * 1993-06-30 1994-12-08 Siemens Ag Verfahren zum Bilden und Analysieren von informationselementeorientierten Signalisierungsmeldungen in Kommunikationseinrichtungen
US5568614A (en) * 1994-07-29 1996-10-22 International Business Machines Corporation Data streaming between peer subsystems of a computer system
US5790893A (en) * 1996-06-05 1998-08-04 International Business Machines Corporation Segmented concurrent receive/transfer interface using shared RAM storage

Also Published As

Publication number Publication date
DE69833936D1 (de) 2006-05-11
CY1106438T1 (el) 2011-10-12
EP0985180B1 (en) 2006-03-22
EP0985180A4 (en) 2000-08-16
ATE321304T1 (de) 2006-04-15
WO1998049628A3 (en) 1999-03-11
AU7168598A (en) 1998-11-24
DE69833936T2 (de) 2006-12-28
JP2001500656A (ja) 2001-01-16
JP3310304B2 (ja) 2002-08-05
DK0985180T3 (da) 2006-07-17
EP0985180A1 (en) 2000-03-15
CA2288892A1 (en) 1998-11-05
CA2288892C (en) 2003-09-09
US6088716A (en) 2000-07-11
ES2256937T3 (es) 2006-07-16
WO1998049628A2 (en) 1998-11-05

Similar Documents

Publication Publication Date Title
PT985180E (pt) Processo para prevenir conflitos entre memorias tampao, de dados, em computacoes de fluxos de dados
ATE278218T1 (de) Gesicherte rechnerarchitektur
ATE213857T1 (de) Terminal und system zur durchführung von gesicherten elektronischen transaktionen
ATE251318T1 (de) Architektur für ein auf mehrere rechner verteiltes abarbeitungsprotokoll
ATE475930T1 (de) Verzweigungsbefehl für einen mehrfachverarbeitungsprozessor
SG145543A1 (en) Allocation of data to threads in multi-threaded network processor
KR940015805A (ko) 온-칩 (on-chip) 메모리 디바이스를 액세스하기 위해 최적화된 중앙처리 유니트 (CPU) 코어의 버스 (BUS)
SE9302758L (sv) System för databehandling
DE69318537D1 (de) Datenverarbeitung mit einem speicherkartensatz
KR970705789A (ko) 프로세싱 시스템과, 프로세서와, 명령 스티림을 저장하는 메모리와 컴파일러(Processing system, processor, memory storing instruction stream and compiler)
WO1996021186A3 (en) Plural multiport register file to accommodate data of differing lengths
EA199900060A1 (ru) Переносимая защищенная система осуществления транзакций для программируемых устройств с микропроцессорами
MY124338A (en) System for determining whether a subsequent transaction may be allowed or must be allowed or must not be allowed to bypass a preceding transaction
EP0299075A4 (en) TREATMENT UNIT HAVING AT LEAST ONE CO-OWNER.
SE8604222L (sv) Sett och anordning for att i en pa forhand avgjord orningsfoljd exekvera tva instruktionssekvenser
KR950012226A (ko) 정보 처리 시스템 및 그 동작 방법
ID25864A (id) Peralatan pemrosesan sinyal
EP0550287A3 (en) Computer system having high performance processing for program status word (psw) key-setting instructions
SE9403531L (sv) System och förfarande för behandling av minnesdata samt kommunikationssystem omfattande dylikt system
FR2707777B1 (fr) Ensemble informatique à mémoire partagée.
JPH02148152A (ja) マイクロコンピュータ
GB0104820D0 (en) Processing systems
KR930023847A (ko) 병렬 프로세서 시스템
KR920015203A (ko) 캐쉬메모리(cash memory) 제어방법
MY111089A (en) Data processing system having a set of memory cards