PL109971B1 - Fibonacci code adder - Google Patents
Fibonacci code adder Download PDFInfo
- Publication number
- PL109971B1 PL109971B1 PL1977203158A PL20315877A PL109971B1 PL 109971 B1 PL109971 B1 PL 109971B1 PL 1977203158 A PL1977203158 A PL 1977203158A PL 20315877 A PL20315877 A PL 20315877A PL 109971 B1 PL109971 B1 PL 109971B1
- Authority
- PL
- Poland
- Prior art keywords
- output
- input
- inputs
- adder
- carry
- Prior art date
Links
Classifications
-
- G—PHYSICS
- G06—COMPUTING OR CALCULATING; COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/60—Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers
Landscapes
- Engineering & Computer Science (AREA)
- General Physics & Mathematics (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- Mathematical Optimization (AREA)
- Mathematical Analysis (AREA)
- Computing Systems (AREA)
- Mathematical Physics (AREA)
- Pure & Applied Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Computational Mathematics (AREA)
- Complex Calculations (AREA)
- Tests Of Electronic Circuits (AREA)
- Logic Circuits (AREA)
Applications Claiming Priority (1)
| Application Number | Priority Date | Filing Date | Title |
|---|---|---|---|
| SU762432391A SU732864A1 (ru) | 1976-12-22 | 1976-12-22 | Сумматор кодов фибоначчи |
Publications (2)
| Publication Number | Publication Date |
|---|---|
| PL203158A1 PL203158A1 (pl) | 1978-12-18 |
| PL109971B1 true PL109971B1 (en) | 1980-06-30 |
Family
ID=20687540
Family Applications (1)
| Application Number | Title | Priority Date | Filing Date |
|---|---|---|---|
| PL1977203158A PL109971B1 (en) | 1976-12-22 | 1977-12-20 | Fibonacci code adder |
Country Status (9)
| Country | Link |
|---|---|
| US (1) | US4159529A (OSRAM) |
| JP (1) | JPS53101242A (OSRAM) |
| CA (1) | CA1103807A (OSRAM) |
| DD (1) | DD136317A1 (OSRAM) |
| DE (1) | DE2756832A1 (OSRAM) |
| FR (1) | FR2375655A1 (OSRAM) |
| GB (1) | GB1565460A (OSRAM) |
| PL (1) | PL109971B1 (OSRAM) |
| SU (1) | SU732864A1 (OSRAM) |
Families Citing this family (5)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| SU840891A1 (ru) * | 1978-05-15 | 1981-06-23 | Винницкийполитехнический Институт | Параллельный сумматор кодов фибоначчи |
| CN1110903C (zh) * | 1995-02-03 | 2003-06-04 | 皇家菲利浦电子有限公司 | 编码装置和译码装置 |
| US6934733B1 (en) * | 2001-12-12 | 2005-08-23 | Lsi Logic Corporation | Optimization of adder based circuit architecture |
| CN112787658B (zh) * | 2020-12-31 | 2022-12-13 | 卓尔智联(武汉)研究院有限公司 | 基于斐波那契进制的逻辑运算电路 |
| US12511123B2 (en) * | 2022-10-28 | 2025-12-30 | Jun Zhou | Fast carry-calculation oriented redundancy-tolerated fixed-point number coding for massive parallel ALU circuitry design in GPU, TPU, NPU, AI infer chip, CPU, and other computing devices |
Family Cites Families (1)
| Publication number | Priority date | Publication date | Assignee | Title |
|---|---|---|---|---|
| FR1547633A (fr) * | 1967-10-16 | 1968-11-29 | Labo Cent Telecommunicat | Circuit d'addition de nombres binaires provenant du codage non linéaire de signaux |
-
1976
- 1976-12-22 SU SU762432391A patent/SU732864A1/ru active
-
1977
- 1977-12-16 US US05/861,412 patent/US4159529A/en not_active Expired - Lifetime
- 1977-12-19 FR FR7738258A patent/FR2375655A1/fr active Granted
- 1977-12-20 DE DE19772756832 patent/DE2756832A1/de not_active Withdrawn
- 1977-12-20 DD DD77202802A patent/DD136317A1/xx unknown
- 1977-12-20 PL PL1977203158A patent/PL109971B1/pl unknown
- 1977-12-22 CA CA293,680A patent/CA1103807A/en not_active Expired
- 1977-12-22 JP JP15500877A patent/JPS53101242A/ja active Granted
- 1977-12-22 GB GB53430/77A patent/GB1565460A/en not_active Expired
Also Published As
| Publication number | Publication date |
|---|---|
| GB1565460A (en) | 1980-04-23 |
| SU732864A1 (ru) | 1980-05-05 |
| DD136317A1 (de) | 1979-06-27 |
| US4159529A (en) | 1979-06-26 |
| PL203158A1 (pl) | 1978-12-18 |
| FR2375655B1 (OSRAM) | 1980-08-22 |
| FR2375655A1 (fr) | 1978-07-21 |
| DE2756832A1 (de) | 1978-07-06 |
| JPS573100B2 (OSRAM) | 1982-01-20 |
| JPS53101242A (en) | 1978-09-04 |
| CA1103807A (en) | 1981-06-23 |
Similar Documents
| Publication | Publication Date | Title |
|---|---|---|
| Lapidus et al. | Numerical solution of ordinary differential equations | |
| Akers, Jr | On a theory of Boolean functions | |
| Godbole | On efficient computation of matrix chain products | |
| Chaitin | Computational complexity and Gödel's incompleteness theorem | |
| Eaton | A review of selected topics in multivariate probability inequalities | |
| GB1560147A (en) | Hardware loop control for electronic computers | |
| Bojańczyk | Complexity of solving linear systems in different models of computation | |
| PL109971B1 (en) | Fibonacci code adder | |
| US3763358A (en) | Interweaved matrix updating coordinate converter | |
| PL108086B1 (pl) | Method and apparatus for bringing fibonacci p-codesposob i urzadzenie do sprowadzania p-kodu fibonac to minimum ci'ego do postaci minimalnej | |
| Huang et al. | Parallel dynamic programming | |
| Brent et al. | A systolic architecture for the singular value decomposition | |
| Gustafson | A method of computing limit values | |
| McKeeman | On preventing programming languages from interfering with programming | |
| Fox et al. | 4. Solutions of Linear Systems of Equations on a Relay Machine | |
| SU798859A1 (ru) | Вычислительный узел цифровой сеточнойМОдЕли дл РЕшЕНи диффЕРЕНциАльНыХуРАВНЕНий B чАСТНыХ пРОизВОдНыХ | |
| Gallopoulos | The Massively Parallel Processor for problems in fluid dynamics | |
| Hassab | A simply solvable class of simultaneous linear equations | |
| Moiseev et al. | Hardware-Software Complex for Modeling and Reliability Analysis of Systems for Various Purposes | |
| Thornton et al. | Linear stochastic control using the UDUT matrix factorization | |
| SU1363191A1 (ru) | Последовательный сумматор-вычитатель | |
| SU1501043A1 (ru) | Устройство дл умножени | |
| Friedman | Constraint Algebra-A Supervisory Programming Technique and a Cognitive Process | |
| Yip | US Army Armaments Research & Development Command Fire Control & Small Caliber Weapons Systems Laboratory Dover, NJ 07801 | |
| Varga | Numerical methods for computation of the generalized inverse of rectangular matrices |