FR2375655A1 - Additionneur de codes de fibonacci - Google Patents

Additionneur de codes de fibonacci

Info

Publication number
FR2375655A1
FR2375655A1 FR7738258A FR7738258A FR2375655A1 FR 2375655 A1 FR2375655 A1 FR 2375655A1 FR 7738258 A FR7738258 A FR 7738258A FR 7738258 A FR7738258 A FR 7738258A FR 2375655 A1 FR2375655 A1 FR 2375655A1
Authority
FR
France
Prior art keywords
additioner
adder
codes
carry
fibonacci
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Granted
Application number
FR7738258A
Other languages
English (en)
French (fr)
Other versions
FR2375655B1 (OSRAM
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
Taganrogsky Radiotekhnichesky Institut Imeni VD Kalmykova
Original Assignee
Taganrogsky Radiotekhnichesky Institut Imeni VD Kalmykova
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Taganrogsky Radiotekhnichesky Institut Imeni VD Kalmykova filed Critical Taganrogsky Radiotekhnichesky Institut Imeni VD Kalmykova
Publication of FR2375655A1 publication Critical patent/FR2375655A1/fr
Application granted granted Critical
Publication of FR2375655B1 publication Critical patent/FR2375655B1/fr
Granted legal-status Critical Current

Links

Classifications

    • GPHYSICS
    • G06COMPUTING OR CALCULATING; COUNTING
    • G06FELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/60Methods or arrangements for performing computations using a digital non-denominational number representation, i.e. number representation without radix; Computing devices using combinations of denominational and non-denominational quantity representations, e.g. using difunction pulse trains, STEELE computers, phase computers

Landscapes

  • Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Mathematical Physics (AREA)
  • Pure & Applied Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Computational Mathematics (AREA)
  • Complex Calculations (AREA)
  • Tests Of Electronic Circuits (AREA)
  • Logic Circuits (AREA)
FR7738258A 1976-12-22 1977-12-19 Additionneur de codes de fibonacci Granted FR2375655A1 (fr)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
SU762432391A SU732864A1 (ru) 1976-12-22 1976-12-22 Сумматор кодов фибоначчи

Publications (2)

Publication Number Publication Date
FR2375655A1 true FR2375655A1 (fr) 1978-07-21
FR2375655B1 FR2375655B1 (OSRAM) 1980-08-22

Family

ID=20687540

Family Applications (1)

Application Number Title Priority Date Filing Date
FR7738258A Granted FR2375655A1 (fr) 1976-12-22 1977-12-19 Additionneur de codes de fibonacci

Country Status (9)

Country Link
US (1) US4159529A (OSRAM)
JP (1) JPS53101242A (OSRAM)
CA (1) CA1103807A (OSRAM)
DD (1) DD136317A1 (OSRAM)
DE (1) DE2756832A1 (OSRAM)
FR (1) FR2375655A1 (OSRAM)
GB (1) GB1565460A (OSRAM)
PL (1) PL109971B1 (OSRAM)
SU (1) SU732864A1 (OSRAM)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2435753A1 (fr) * 1978-05-15 1980-04-04 Vinnitsky Politekhn Inst Additionneur parallele de codes p de fibonacci

Families Citing this family (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
CN1110903C (zh) * 1995-02-03 2003-06-04 皇家菲利浦电子有限公司 编码装置和译码装置
US6934733B1 (en) * 2001-12-12 2005-08-23 Lsi Logic Corporation Optimization of adder based circuit architecture
CN112787658B (zh) * 2020-12-31 2022-12-13 卓尔智联(武汉)研究院有限公司 基于斐波那契进制的逻辑运算电路
US12511123B2 (en) * 2022-10-28 2025-12-30 Jun Zhou Fast carry-calculation oriented redundancy-tolerated fixed-point number coding for massive parallel ALU circuitry design in GPU, TPU, NPU, AI infer chip, CPU, and other computing devices

Family Cites Families (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR1547633A (fr) * 1967-10-16 1968-11-29 Labo Cent Telecommunicat Circuit d'addition de nombres binaires provenant du codage non linéaire de signaux

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
FR2435753A1 (fr) * 1978-05-15 1980-04-04 Vinnitsky Politekhn Inst Additionneur parallele de codes p de fibonacci

Also Published As

Publication number Publication date
GB1565460A (en) 1980-04-23
SU732864A1 (ru) 1980-05-05
DD136317A1 (de) 1979-06-27
US4159529A (en) 1979-06-26
PL109971B1 (en) 1980-06-30
PL203158A1 (pl) 1978-12-18
FR2375655B1 (OSRAM) 1980-08-22
DE2756832A1 (de) 1978-07-06
JPS573100B2 (OSRAM) 1982-01-20
JPS53101242A (en) 1978-09-04
CA1103807A (en) 1981-06-23

Similar Documents

Publication Publication Date Title
SE9604616D0 (sv) Pipeline analog-to-sigital conversion
FR2375655A1 (fr) Additionneur de codes de fibonacci
GB1418838A (en) Digital coders
US4383317A (en) Shaft angle encoder having a circuit for synthesizing a skipped track output signal
ES2097290T3 (es) Dispositivo de decodificacion de datos.
SE9203683L (sv) Anordning för omvandling av ett binärt flyttal till en 2- logaritm i binär form eller omvänt
FR2404251A1 (fr) Discriminateur de donnees adaptatif
US3866213A (en) Serial binary number and BCD conversion apparatus
EP0336502A3 (en) Method of and device for encoding a speech parameter such as the pitch, as a function of time
SU1198536A1 (ru) Цифровой экстрапол тор
SU896632A1 (ru) Цифровой экстрапол тор
SU840880A1 (ru) Устройство дл приведени р-кодов фибоначчиК МиНиМАльНОй фОРМЕ
SU651479A2 (ru) Устройство исправлени стираний
SU1270757A1 (ru) Устройство дл суммировани двоичных чисел
RU2190928C2 (ru) Преобразователь формы кода
SU783786A1 (ru) Шифратор
SU1665515A1 (ru) Устройство дл приведени 1-кода Фибоначчи к минимальной форме
KR970005599B1 (ko) 디지탈 코릴레이션 값을 얻기 위한 회로
SU1672487A1 (ru) Устройство дл выделени объектов на изображении
SU930650A2 (ru) След щий аналого-цифровой преобразователь
SU1128252A1 (ru) Устройство дл вычислени тригонометрических функций
SU696479A1 (ru) Устройство дл поиска максимума коррел ционной функции
SU807496A1 (ru) Устройство дл декодировани вре-М -иМпульСНыХ КОдОВ
SU934469A1 (ru) Устройство дл вычислени логарифмических функций
SU1640820A1 (ru) Логарифмический аналого-цифровой преобразователь

Legal Events

Date Code Title Description
ST Notification of lapse