NZ206166A - Arithmetic adder:carry signal of selectable propagation delay - Google Patents

Arithmetic adder:carry signal of selectable propagation delay

Info

Publication number
NZ206166A
NZ206166A NZ206166A NZ20616683A NZ206166A NZ 206166 A NZ206166 A NZ 206166A NZ 206166 A NZ206166 A NZ 206166A NZ 20616683 A NZ20616683 A NZ 20616683A NZ 206166 A NZ206166 A NZ 206166A
Authority
NZ
New Zealand
Prior art keywords
carry
adder
bit
circuit
transmission gate
Prior art date
Application number
NZ206166A
Other languages
English (en)
Inventor
S G Morton
Original Assignee
Int Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Int Standard Electric Corp filed Critical Int Standard Electric Corp
Publication of NZ206166A publication Critical patent/NZ206166A/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3868—Bypass control, i.e. possibility to transfer an operand unchanged to the output
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
    • G06F2207/4802—Special implementations
    • G06F2207/4804—Associative memory or processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Computer And Data Communications (AREA)
  • Hardware Redundancy (AREA)
NZ206166A 1982-12-23 1983-11-04 Arithmetic adder:carry signal of selectable propagation delay NZ206166A (en)

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
US06/452,596 US4536855A (en) 1982-12-23 1982-12-23 Impedance restoration for fast carry propagation

Publications (1)

Publication Number Publication Date
NZ206166A true NZ206166A (en) 1986-12-05

Family

ID=23797102

Family Applications (1)

Application Number Title Priority Date Filing Date
NZ206166A NZ206166A (en) 1982-12-23 1983-11-04 Arithmetic adder:carry signal of selectable propagation delay

Country Status (6)

Country Link
US (1) US4536855A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0116710A3 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS59121542A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU2195583A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BE (1) BE898544R (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NZ (1) NZ206166A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60134932A (ja) * 1983-12-24 1985-07-18 Toshiba Corp プリチヤ−ジ型の桁上げ連鎖加算回路
US4707800A (en) * 1985-03-04 1987-11-17 Raytheon Company Adder/substractor for variable length numbers
JPS61240330A (ja) * 1985-04-18 1986-10-25 Toshiba Corp 加算回路
US4739503A (en) * 1986-04-21 1988-04-19 Rca Corporation Carry/borrow propagate adder/subtractor
JPH02259926A (ja) * 1989-03-31 1990-10-22 Hitachi Ltd 加算制御方式
US5200907A (en) * 1990-04-16 1993-04-06 Tran Dzung J Transmission gate logic design method
US5040139A (en) * 1990-04-16 1991-08-13 Tran Dzung J Transmission gate multiplexer (TGM) logic circuits and multiplier architectures
US5162666A (en) * 1991-03-15 1992-11-10 Tran Dzung J Transmission gate series multiplexer
RU2006143864A (ru) 2006-12-12 2008-06-20 Закрытое акционерное общество "Научно-исследовательский институт Аджиномото-Генетика" (ЗАО АГРИ) (RU) СПОСОБ ПОЛУЧЕНИЯ L-АМИНОКИСЛОТ С ИСПОЛЬЗОВАНИЕМ БАКТЕРИИ СЕМЕЙСТВА ENTEROBACTERIACEAE, В КОТОРОЙ ОСЛАБЛЕНА ЭКСПРЕССИЯ ГЕНОВ cynT, cynS, cynX, ИЛИ cynR, ИЛИ ИХ КОМБИНАЦИИ
JP5276173B2 (ja) * 2008-08-15 2013-08-28 エルエスアイ コーポレーション ニア・コードワードのｒｏｍリスト復号

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3654394A (en) * 1969-07-08 1972-04-04 Gordon Eng Co Field effect transistor switch, particularly for multiplexing
JPS5013068B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1970-07-31 1975-05-16
US3728532A (en) * 1972-01-21 1973-04-17 Rca Corp Carry skip-ahead network
US3925651A (en) * 1975-03-26 1975-12-09 Honeywell Inf Systems Current mode arithmetic logic array
US4052604A (en) * 1976-01-19 1977-10-04 Hewlett-Packard Company Binary adder
US4229803A (en) * 1978-06-02 1980-10-21 Texas Instruments Incorporated I2 L Full adder and ALU
US4357675A (en) * 1980-08-04 1982-11-02 Bell Telephone Laboratories, Incorporated Ripple-carry generating circuit with carry regeneration
JPS5814622A (ja) * 1981-07-20 1983-01-27 Advantest Corp 遅延回路

Also Published As

Publication number Publication date
EP0116710A3 (en) 1986-11-20
AU2195583A (en) 1984-06-28
JPS59121542A (ja) 1984-07-13
JPH0337211B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-06-04
BE898544R (fr) 1984-04-25
EP0116710A2 (en) 1984-08-29
US4536855A (en) 1985-08-20

Similar Documents

Publication Publication Date Title
US6188240B1 (en) Programmable function block
JP3253347B2 (ja) 機能的に完全なセルフタイミング機能付き論理回路群
US4580215A (en) Associative array with five arithmetic paths
US7047179B2 (en) Clustered processors in an emulation engine
JP2866606B2 (ja) 命令実行順の回転式優先順位選択回路
US4546428A (en) Associative array with transversal horizontal multiplexers
KR100209835B1 (ko) 조합 논리 회로, 3-2 자리올림수-보존 가산기 및 어레이 승산기
EP0097779B1 (en) Logic circuit
US20220236950A1 (en) Full adder integrated circuit and 4-2 compressor integrated circuit based on the full adder integrated circuit
US4536855A (en) Impedance restoration for fast carry propagation
US20020143841A1 (en) Multiplexer based parallel n-bit adder circuit for high speed processing
JP3813127B2 (ja) ３つのゲートのクリティカル・パスを有するワイド加算器
KR910009095B1 (ko) 연상 어레이
JP3225043B2 (ja) 絶対値算術演算ユニット及び差動マルチプレクサ
Ghafari et al. A new high-speed and low area efficient pipelined 128-bit adder based on modified carry look-ahead merging with Han-Carlson tree method
GB2401962A (en) A sum bit generation circuit
US20030115237A1 (en) Look-ahead carry adder circuit
JPH06195201A (ja) 不等桁上げ方式（ｖａｒｉｅｄ ｃａｒｒｙ ｓｃｈｅｍｅ）を用いた高速加算器とそれに関連する方法
Kantabutra Accelerated two-level carry-skip adders-A type of very fast adders
US5903467A (en) Selecting phase assignments for candidate nodes in a logic network
US6347327B1 (en) Method and apparatus for N-nary incrementor
Ruiz New static multi-output carry lookahead CMOS adders
Stasiak et al. A 440-ps 64-bit adder in 1.5-V/0.18-/spl mu/m partially depleted SOI technology
Tullsen et al. Design and VLSI implementation of an on-line algorithm
US6339835B1 (en) Pseudo-anding in dynamic logic circuits