AU2195583A - Arithmetic adder circuit - Google Patents

Arithmetic adder circuit

Info

Publication number
AU2195583A
AU2195583A AU21955/83A AU2195583A AU2195583A AU 2195583 A AU2195583 A AU 2195583A AU 21955/83 A AU21955/83 A AU 21955/83A AU 2195583 A AU2195583 A AU 2195583A AU 2195583 A AU2195583 A AU 2195583A
Authority
AU
Australia
Prior art keywords
adder circuit
arithmetic adder
arithmetic
circuit
adder
Prior art date
Legal status (The legal status is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the status listed.)
Abandoned
Application number
AU21955/83A
Other languages
English (en)
Inventor
Steven Gregory Morton
Current Assignee (The listed assignees may be inaccurate. Google has not performed a legal analysis and makes no representation or warranty as to the accuracy of the list.)
International Standard Electric Corp
Original Assignee
International Standard Electric Corp
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by International Standard Electric Corp filed Critical International Standard Electric Corp
Publication of AU2195583A publication Critical patent/AU2195583A/en
Abandoned legal-status Critical Current

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/505—Adding; Subtracting in bit-parallel fashion, i.e. having a different digit-handling circuit for each denomination
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/50—Adding; Subtracting
    • G06F7/501—Half or full adders, i.e. basic adder cells for one denomination
    • G06F7/503—Half or full adders, i.e. basic adder cells for one denomination using carry switching, i.e. the incoming carry being connected directly, or only via an inverter, to the carry output under control of a carry propagate signal
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/3804—Details
    • G06F2207/386—Special constructional features
    • G06F2207/3868—Bypass control, i.e. possibility to transfer an operand unchanged to the output
    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F2207/00—Indexing scheme relating to methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F2207/38—Indexing scheme relating to groups G06F7/38 - G06F7/575
    • G06F2207/48—Indexing scheme relating to groups G06F7/48 - G06F7/575
    • G06F2207/4802—Special implementations
    • G06F2207/4804—Associative memory or processor

Landscapes

  • Engineering & Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • Theoretical Computer Science (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Analysis (AREA)
  • Computational Mathematics (AREA)
  • Computing Systems (AREA)
  • Mathematical Optimization (AREA)
  • General Engineering & Computer Science (AREA)
  • Logic Circuits (AREA)
  • Computer And Data Communications (AREA)
  • Hardware Redundancy (AREA)
AU21955/83A 1982-12-23 1983-12-05 Arithmetic adder circuit Abandoned AU2195583A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
US06/452,596 US4536855A (en) 1982-12-23 1982-12-23 Impedance restoration for fast carry propagation
US452596 1995-05-25

Publications (1)

Publication Number Publication Date
AU2195583A true AU2195583A (en) 1984-06-28

Family

ID=23797102

Family Applications (1)

Application Number Title Priority Date Filing Date
AU21955/83A Abandoned AU2195583A (en) 1982-12-23 1983-12-05 Arithmetic adder circuit

Country Status (6)

Country Link
US (1) US4536855A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
EP (1) EP0116710A3 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
JP (1) JPS59121542A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
AU (1) AU2195583A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
BE (1) BE898544R (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)
NZ (1) NZ206166A (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html)

Families Citing this family (10)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS60134932A (ja) * 1983-12-24 1985-07-18 Toshiba Corp プリチヤ−ジ型の桁上げ連鎖加算回路
US4707800A (en) * 1985-03-04 1987-11-17 Raytheon Company Adder/substractor for variable length numbers
JPS61240330A (ja) * 1985-04-18 1986-10-25 Toshiba Corp 加算回路
US4739503A (en) * 1986-04-21 1988-04-19 Rca Corporation Carry/borrow propagate adder/subtractor
JPH02259926A (ja) * 1989-03-31 1990-10-22 Hitachi Ltd 加算制御方式
US5200907A (en) * 1990-04-16 1993-04-06 Tran Dzung J Transmission gate logic design method
US5040139A (en) * 1990-04-16 1991-08-13 Tran Dzung J Transmission gate multiplexer (TGM) logic circuits and multiplier architectures
US5162666A (en) * 1991-03-15 1992-11-10 Tran Dzung J Transmission gate series multiplexer
RU2006143864A (ru) 2006-12-12 2008-06-20 Закрытое акционерное общество "Научно-исследовательский институт Аджиномото-Генетика" (ЗАО АГРИ) (RU) СПОСОБ ПОЛУЧЕНИЯ L-АМИНОКИСЛОТ С ИСПОЛЬЗОВАНИЕМ БАКТЕРИИ СЕМЕЙСТВА ENTEROBACTERIACEAE, В КОТОРОЙ ОСЛАБЛЕНА ЭКСПРЕССИЯ ГЕНОВ cynT, cynS, cynX, ИЛИ cynR, ИЛИ ИХ КОМБИНАЦИИ
JP5276173B2 (ja) * 2008-08-15 2013-08-28 エルエスアイ コーポレーション ニア・コードワードのｒｏｍリスト復号

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US3654394A (en) * 1969-07-08 1972-04-04 Gordon Eng Co Field effect transistor switch, particularly for multiplexing
JPS5013068B1 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) * 1970-07-31 1975-05-16
US3728532A (en) * 1972-01-21 1973-04-17 Rca Corp Carry skip-ahead network
US3925651A (en) * 1975-03-26 1975-12-09 Honeywell Inf Systems Current mode arithmetic logic array
US4052604A (en) * 1976-01-19 1977-10-04 Hewlett-Packard Company Binary adder
US4229803A (en) * 1978-06-02 1980-10-21 Texas Instruments Incorporated I2 L Full adder and ALU
US4357675A (en) * 1980-08-04 1982-11-02 Bell Telephone Laboratories, Incorporated Ripple-carry generating circuit with carry regeneration
JPS5814622A (ja) * 1981-07-20 1983-01-27 Advantest Corp 遅延回路

Also Published As

Publication number Publication date
EP0116710A3 (en) 1986-11-20
NZ206166A (en) 1986-12-05
JPS59121542A (ja) 1984-07-13
JPH0337211B2 (GUID-C5D7CC26-194C-43D0-91A1-9AE8C70A9BFF.html) 1991-06-04
BE898544R (fr) 1984-04-25
EP0116710A2 (en) 1984-08-29
US4536855A (en) 1985-08-20

Similar Documents

Publication Publication Date Title
EP0081632A3 (en) Adder circuit
AU562190B2 (en) Vector addition circuit
GB2128781B (en) Digital adder circuit
AU2590584A (en) Rendering pcb virulence-free
EP0096333A3 (en) Full adder
AU553612B2 (en) Microprogram-controlled processor
AU559838B2 (en) Welding circuit
GB2133596B (en) Voltage adder circuit
AU592099B2 (en) Adder circuit
AU560942B2 (en) Delay circuit
EP0143456A3 (en) Parallel adder circuit
GB8305972D0 (en) Circuit
GB8527345D0 (en) Circuit
AU2195583A (en) Arithmetic adder circuit
GB8431532D0 (en) Multiplier circuit
AU550740B2 (en) Multiplication circuit
AU557132B2 (en) Multiplier circuit
AU540899B2 (en) Digital adder circuit
EP0147836A3 (en) Precharge-type carry chained adder circuit
EP0267448A3 (en) Full adder circuit
AU558714B2 (en) Removing dross
GB8311645D0 (en) Circuit
GB8313517D0 (en) Circuit
AU1972383A (en) Anti-viral gunaines
GB8310136D0 (en) Circuit