NL8900549A - Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen. - Google Patents
Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen. Download PDFInfo
- Publication number
- NL8900549A NL8900549A NL8900549A NL8900549A NL8900549A NL 8900549 A NL8900549 A NL 8900549A NL 8900549 A NL8900549 A NL 8900549A NL 8900549 A NL8900549 A NL 8900549A NL 8900549 A NL8900549 A NL 8900549A
- Authority
- NL
- Netherlands
- Prior art keywords
- signal
- comparative
- signals
- output
- gate
- Prior art date
Links
- 230000000052 comparative effect Effects 0.000 title claims description 10
- 230000000873 masking effect Effects 0.000 title claims description 7
- 230000001052 transient effect Effects 0.000 title description 2
- 230000003111 delayed effect Effects 0.000 claims description 15
- 230000001360 synchronised effect Effects 0.000 claims description 4
- 230000000903 blocking effect Effects 0.000 claims description 2
- 230000001934 delay Effects 0.000 description 4
- 238000006243 chemical reaction Methods 0.000 description 2
- 238000010586 diagram Methods 0.000 description 2
- 230000007704 transition Effects 0.000 description 2
- 230000003213 activating effect Effects 0.000 description 1
- 238000001514 detection method Methods 0.000 description 1
- 230000004064 dysfunction Effects 0.000 description 1
- 230000000694 effects Effects 0.000 description 1
- 230000007774 longterm Effects 0.000 description 1
- 238000000034 method Methods 0.000 description 1
- 230000002688 persistence Effects 0.000 description 1
- 230000002085 persistent effect Effects 0.000 description 1
- 230000011664 signaling Effects 0.000 description 1
Classifications
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
- G06F7/02—Comparing digital values
-
- H—ELECTRICITY
- H03—ELECTRONIC CIRCUITRY
- H03K—PULSE TECHNIQUE
- H03K5/00—Manipulating of pulses not covered by one of the other main groups of this subclass
- H03K5/22—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral
- H03K5/26—Circuits having more than one input and one output for comparing pulses or pulse trains with each other according to input signal characteristics, e.g. slope, integral the characteristic being duration, interval, position, frequency, or sequence
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1629—Error detection by comparing the output of redundant processing systems
- G06F11/1641—Error detection by comparing the output of redundant processing systems where the comparison is not performed by the redundant processing components
-
- G—PHYSICS
- G06—COMPUTING; CALCULATING OR COUNTING
- G06F—ELECTRIC DIGITAL DATA PROCESSING
- G06F11/00—Error detection; Error correction; Monitoring
- G06F11/07—Responding to the occurrence of a fault, e.g. fault tolerance
- G06F11/16—Error detection or correction of the data by redundancy in hardware
- G06F11/1695—Error detection or correction of the data by redundancy in hardware which are operating with time diversity
Landscapes
- Engineering & Computer Science (AREA)
- Theoretical Computer Science (AREA)
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- General Engineering & Computer Science (AREA)
- Quality & Reliability (AREA)
- Mathematical Optimization (AREA)
- Computational Mathematics (AREA)
- Mathematical Analysis (AREA)
- Pure & Applied Mathematics (AREA)
- Nonlinear Science (AREA)
- Manipulation Of Pulses (AREA)
- Synchronisation In Digital Transmission Systems (AREA)
- Hardware Redundancy (AREA)
Priority Applications (5)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8900549A NL8900549A (nl) | 1989-03-07 | 1989-03-07 | Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen. |
EP90200480A EP0386831A1 (en) | 1989-03-07 | 1990-03-01 | Comparison circuit comprising a masking mechanism for masking transient differences, comparison circuit system, and processing device comprising such comparison circuit |
KR1019900002805A KR900015453A (ko) | 1989-03-07 | 1990-03-05 | 두개의 이진수 신호를 비교하기 위한 비교회로, 비교회로 시스템 및 그런 비교 회로를 포함한 처리 회로 |
US07/490,128 US5157673A (en) | 1989-03-07 | 1990-03-07 | Comparison circuit for masking transient differences |
JP2053871A JPH02272907A (ja) | 1989-03-07 | 1990-03-07 | 比較回路 |
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
NL8900549 | 1989-03-07 | ||
NL8900549A NL8900549A (nl) | 1989-03-07 | 1989-03-07 | Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen. |
Publications (1)
Publication Number | Publication Date |
---|---|
NL8900549A true NL8900549A (nl) | 1990-10-01 |
Family
ID=19854251
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
NL8900549A NL8900549A (nl) | 1989-03-07 | 1989-03-07 | Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen. |
Country Status (5)
Country | Link |
---|---|
US (1) | US5157673A (ja) |
EP (1) | EP0386831A1 (ja) |
JP (1) | JPH02272907A (ja) |
KR (1) | KR900015453A (ja) |
NL (1) | NL8900549A (ja) |
Families Citing this family (16)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
JP3617569B2 (ja) * | 1996-04-24 | 2005-02-09 | 沖電気工業株式会社 | 多ビット一致回路 |
US5754458A (en) * | 1996-05-30 | 1998-05-19 | Hewlett-Packard Company | Trailing bit anticipator |
US5784386A (en) * | 1996-07-03 | 1998-07-21 | General Signal Corporation | Fault tolerant synchronous clock distribution |
US5881224A (en) * | 1996-09-10 | 1999-03-09 | Hewlett-Packard Company | Apparatus and method for tracking events in a microprocessor that can retire more than one instruction during a clock cycle |
US5887003A (en) * | 1996-09-10 | 1999-03-23 | Hewlett-Packard Company | Apparatus and method for comparing a group of binary fields with an expected pattern to generate match results |
US6003107A (en) * | 1996-09-10 | 1999-12-14 | Hewlett-Packard Company | Circuitry for providing external access to signals that are internal to an integrated circuit chip package |
US5867644A (en) * | 1996-09-10 | 1999-02-02 | Hewlett Packard Company | System and method for on-chip debug support and performance monitoring in a microprocessor |
US5956476A (en) * | 1996-10-31 | 1999-09-21 | Hewlett Packard Company | Circuitry and method for detecting signal patterns on a bus using dynamically changing expected patterns |
US5880671A (en) * | 1996-10-31 | 1999-03-09 | Hewlett-Packard Company | Flexible circuitry and method for detecting signal patterns on a bus |
US5956477A (en) * | 1996-11-25 | 1999-09-21 | Hewlett-Packard Company | Method for processing information in a microprocessor to facilitate debug and performance monitoring |
US5881217A (en) * | 1996-11-27 | 1999-03-09 | Hewlett-Packard Company | Input comparison circuitry and method for a programmable state machine |
US6009539A (en) * | 1996-11-27 | 1999-12-28 | Hewlett-Packard Company | Cross-triggering CPUs for enhanced test operations in a multi-CPU computer system |
US6374370B1 (en) | 1998-10-30 | 2002-04-16 | Hewlett-Packard Company | Method and system for flexible control of BIST registers based upon on-chip events |
DE102005049232A1 (de) * | 2005-10-14 | 2007-04-26 | Infineon Technologies Ag | Integrierter Schaltkreis und Verfahren zum Betreiben eines integrierten Schaltkreises |
JP2012103882A (ja) * | 2010-11-10 | 2012-05-31 | Nippon Signal Co Ltd:The | 2重系演算処理装置の監視装置 |
US9964597B2 (en) * | 2016-09-01 | 2018-05-08 | Texas Instruments Incorporated | Self test for safety logic |
Family Cites Families (11)
Publication number | Priority date | Publication date | Assignee | Title |
---|---|---|---|---|
US3634769A (en) * | 1969-12-12 | 1972-01-11 | Relex Corp | Sequential gating circuit |
US3660647A (en) * | 1969-12-24 | 1972-05-02 | Us Navy | Automatic signal delay tracking system |
US3618015A (en) * | 1970-06-30 | 1971-11-02 | Gte Automatic Electric Lab Inc | Apparatus for discriminating between errors and faults |
US3810119A (en) * | 1971-05-04 | 1974-05-07 | Us Navy | Processor synchronization scheme |
IT1111606B (it) * | 1978-03-03 | 1986-01-13 | Cselt Centro Studi Lab Telecom | Sistema elaborativo modulare multiconfigurabile integrato con un sistema di preelaborazione |
US4342112A (en) * | 1980-09-08 | 1982-07-27 | Rockwell International Corporation | Error checking circuit |
JPS5952492A (ja) * | 1982-09-17 | 1984-03-27 | Fujitsu Ltd | スタテイツク型半導体記憶装置 |
DE3306724A1 (de) * | 1983-02-25 | 1984-08-30 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zum betrieb einer fehlererkennungsschaltung |
US4566101A (en) * | 1983-02-28 | 1986-01-21 | United Technologies Corporation | Oscillatory failure monitor |
DE3335156A1 (de) * | 1983-09-28 | 1985-04-04 | Siemens AG, 1000 Berlin und 8000 München | Verfahren zur erkennung des ausfalls eines oder mehrerer uebertragungskanaele in einem redundant ausgelegten optischen uebertragungssystem |
US4821271A (en) * | 1987-07-30 | 1989-04-11 | Intel Corporation | Methods and circuits for checking integrated circuit chips having programmable outputs |
-
1989
- 1989-03-07 NL NL8900549A patent/NL8900549A/nl not_active Application Discontinuation
-
1990
- 1990-03-01 EP EP90200480A patent/EP0386831A1/en not_active Withdrawn
- 1990-03-05 KR KR1019900002805A patent/KR900015453A/ko not_active Application Discontinuation
- 1990-03-07 JP JP2053871A patent/JPH02272907A/ja active Pending
- 1990-03-07 US US07/490,128 patent/US5157673A/en not_active Expired - Lifetime
Also Published As
Publication number | Publication date |
---|---|
JPH02272907A (ja) | 1990-11-07 |
US5157673A (en) | 1992-10-20 |
EP0386831A1 (en) | 1990-09-12 |
KR900015453A (ko) | 1990-10-27 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
NL8900549A (nl) | Vergelijkschakeling bevattende een maskeermechanisme voor transiente verschillen, vergelijkschakelingssysteem, en verwerkingsinrichting bevattende zulke vergelijkschakelingen. | |
US4984255A (en) | Edge transition insensitive delay line system and method | |
US5784386A (en) | Fault tolerant synchronous clock distribution | |
EP0280258B1 (en) | Fault-tolerant digital timing apparatus | |
NL8602418A (nl) | Inrichting voor het weergeven van een pcm-gemoduleerd signaal, voorzien van een muteschakeling. | |
EP0081750B1 (en) | Self-clocking serial decoder | |
US4279034A (en) | Digital communication system fault isolation circuit | |
US6031886A (en) | Digital phase alignment apparatus in consideration of metastability | |
US6622256B1 (en) | System for protecting strobe glitches by separating a strobe signal into pointer path and timing path, filtering glitches from signals on pointer path thereof | |
US4686677A (en) | Apparatus and method for detecting time-related faults | |
US5381416A (en) | Detection of skew fault in a multiple clock system | |
US4686482A (en) | Clock signal arrangement for regenerating a clock signal | |
US3760270A (en) | Circuit arrangements for measuring the instantaneous phase difference between two signals | |
US4797625A (en) | Device for detecting bit phase difference | |
US6075833A (en) | Method and apparatus for counting signal transitions | |
US4581741A (en) | Error detection apparatus for data dependent coding circuitry | |
US4498059A (en) | Circuit to minimize local clock frequency disturbances when phase locking to a reference clock circuit | |
US4583053A (en) | Phase detector insensitive to missing pulses | |
US5559453A (en) | Interlocked restore circuit | |
US4503400A (en) | Circuit to minimize local clock frequency disturbances when phase locking to a reference clock circuit | |
US4975594A (en) | Frequency detector circuit | |
US4606057A (en) | Arrangement for checking the counting function of counters | |
JPH08316946A (ja) | クロック断検出回路 | |
US4510462A (en) | Circuit to minimize local clock frequency disturbances when phase locking to a reference clock circuit | |
JP2857810B2 (ja) | 非同期データのクロック乗せ替え回路 |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A1B | A search report has been drawn up | ||
BV | The patent application has lapsed |