MX9706400A - Entrada y salida configurable. - Google Patents
Entrada y salida configurable.Info
- Publication number
- MX9706400A MX9706400A MX9706400A MX9706400A MX9706400A MX 9706400 A MX9706400 A MX 9706400A MX 9706400 A MX9706400 A MX 9706400A MX 9706400 A MX9706400 A MX 9706400A MX 9706400 A MX9706400 A MX 9706400A
- Authority
- MX
- Mexico
- Prior art keywords
- controller
- synchronous
- external
- internal
- input
- Prior art date
Links
- 230000001360 synchronised effect Effects 0.000 abstract 4
Classifications
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B19/00—Programme-control systems
- G05B19/02—Programme-control systems electric
- G05B19/04—Programme control other than numerical control, i.e. in sequence controllers or logic controllers
- G05B19/045—Programme control other than numerical control, i.e. in sequence controllers or logic controllers using logic state machines, consisting only of a memory or a programmable logic device containing the logic for the controlled machine and in which the state of its outputs is dependent on the state of its inputs or part of its own output states, e.g. binary decision controllers, finite state controllers
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/21—Pc I-O input output
- G05B2219/21115—Same connector can represent either input or output
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/21—Pc I-O input output
- G05B2219/21139—Input activates directly output and vice versa
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/25—Pc structure of the system
- G05B2219/25268—PLD programmable logic device
-
- G—PHYSICS
- G05—CONTROLLING; REGULATING
- G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
- G05B2219/00—Program-control systems
- G05B2219/20—Pc systems
- G05B2219/25—Pc structure of the system
- G05B2219/25413—Interrupt, event, state change triggered
Landscapes
- Physics & Mathematics (AREA)
- General Physics & Mathematics (AREA)
- Engineering & Computer Science (AREA)
- Automation & Control Theory (AREA)
- Logic Circuits (AREA)
- Epoxy Resins (AREA)
- Detergent Compositions (AREA)
- Saccharide Compounds (AREA)
Abstract
Un arreglo de entrada y salida configurable (100) para un controlador que tiene un numero de terminales de entrada y salida internos y externos, cada uno de los cuales se selecciona en el campo tanto como una terminal de entrada o salida. Las funciones logicas (106) del controlador se configuran para un numero determinado de salidas que utilizan hasta (32) estados logicos internos y los estados de (32) puntos de entrada y salida físicos externos. La actualizacion del tiempo para cada circuito logico se selecciona para que se sincronice en diferentes formas, sincronizado con un suceso interno dentro del controlador, sincronizado con un suceso externo al controlador, y asincronico. El arreglo de entrada y salida incluye una combinacion de arreglos de condiciones de entrada sujetable sincronica (102) utiles para los medios de configuracion (112) para la combinacion logica de las señales de salida de los circuitos de lectura, y los mecanismos para accionar los dispositivos externos como una funcion de las combinaciones logicas de las señales de salida de los circuitos de lectura.
Applications Claiming Priority (2)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
US08393935 | 1995-02-23 | ||
US08/393,935 US5754823A (en) | 1995-02-23 | 1995-02-23 | Configurable I/O system using logic state arrays |
Publications (2)
Publication Number | Publication Date |
---|---|
MX9706400A true MX9706400A (es) | 1998-08-30 |
MXPA97006400A MXPA97006400A (es) | 1998-11-12 |
Family
ID=
Also Published As
Publication number | Publication date |
---|---|
EP0813702A1 (en) | 1997-12-29 |
JPH11504736A (ja) | 1999-04-27 |
WO1996026470A1 (en) | 1996-08-29 |
AU6347396A (en) | 1997-01-15 |
US5754823A (en) | 1998-05-19 |
CA2213618A1 (en) | 1996-08-29 |
Similar Documents
Publication | Publication Date | Title |
---|---|---|
TW331677B (en) | Digital delay locked loop circuit using synchronous delay line | |
TW324122B (en) | Noise isolated I/O buffer | |
TW357488B (en) | Glitch-free clock enable circuit and method for providing a glitch-free clock signal | |
AU6392686A (en) | Digital intergrated circuit | |
ATE353509T1 (de) | Skalierbare vermittlungsschaltung | |
EP0336444A3 (en) | Semiconductor integrated circuit device having improved input/output interface circuit | |
EP0361404A3 (en) | Memory circuit provided with improved redundant structure | |
KR900014970A (ko) | 동기 회로 | |
EP0337595A3 (en) | Integrated circuit having a configurable terminal pin | |
KR960042413A (ko) | 데이터 처리 시스템 | |
TW358941B (en) | Data signal distribution circuit for synchronous memory device | |
IL109798A (en) | Non-inverter circuit | |
MX9706400A (es) | Entrada y salida configurable. | |
TW200513036A (en) | Delay stage insensitive to operating voltage and delay circuit including the same | |
KR970076821A (ko) | 래치회로 | |
SU1185578A1 (ru) | @ К-триггер | |
SU1603367A1 (ru) | Элемент сортировочной сети | |
SU847492A1 (ru) | Триггер с запрещающими св з ми | |
SU1385291A1 (ru) | Синхронный делитель частоты | |
SU1437991A1 (ru) | Переключающее устройство с сенсорным управлением | |
RU1817086C (ru) | Устройство дл вывода информации | |
SU758073A1 (ru) | УСТРОЙСТВО для МЕХАНИЗМАМИ ПРОГРАММНОГО УПРАВЛЕНИЯ С САМОУДЕРЖАНИЕМ 1 | |
JPS5680731A (en) | Key input circuit | |
JPS5654142A (en) | Timing generating circuit | |
SU871098A2 (ru) | Устройство дл дискретной регулировки фазы |