MX9701974A - Sistema de asignacion de barra comun para procesadores dsp. - Google Patents

Sistema de asignacion de barra comun para procesadores dsp.

Info

Publication number
MX9701974A
MX9701974A MX9701974A MX9701974A MX9701974A MX 9701974 A MX9701974 A MX 9701974A MX 9701974 A MX9701974 A MX 9701974A MX 9701974 A MX9701974 A MX 9701974A MX 9701974 A MX9701974 A MX 9701974A
Authority
MX
Mexico
Prior art keywords
common bar
assignment system
dsp processors
common
processors
Prior art date
Application number
MX9701974A
Other languages
English (en)
Spanish (es)
Other versions
MXPA97001974A (en
Inventor
David John Spreadbury
Clive Russell Irving
Original Assignee
Ionica Internat Ltd
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by Ionica Internat Ltd filed Critical Ionica Internat Ltd
Publication of MXPA97001974A publication Critical patent/MXPA97001974A/xx
Publication of MX9701974A publication Critical patent/MX9701974A/es

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING OR CALCULATING; COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F13/00—Interconnection of, or transfer of information or other signals between, memories, input/output devices or central processing units
    • G06F13/14—Handling requests for interconnection or transfer
    • G06F13/36—Handling requests for interconnection or transfer for access to common bus or bus system
    • G06F13/362—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control
    • G06F13/364—Handling requests for interconnection or transfer for access to common bus or bus system with centralised access control using independent requests or grants, e.g. using separated request and grant lines

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Multi Processors (AREA)
  • Microcomputers (AREA)
  • Bus Control (AREA)
  • Surgical Instruments (AREA)
  • Orthopedics, Nursing, And Contraception (AREA)
  • Electrophonic Musical Instruments (AREA)
  • Mechanical Treatment Of Semiconductor (AREA)
  • Electrical Discharge Machining, Electrochemical Machining, And Combined Machining (AREA)
  • Chemical Or Physical Treatment Of Fibers (AREA)
  • Information Transfer Systems (AREA)
MX9701974A 1994-09-16 1995-09-08 Sistema de asignacion de barra comun para procesadores dsp. MX9701974A (es)

Applications Claiming Priority (3)

Application Number Priority Date Filing Date Title
GB9418753.1 1994-09-16
GB9418753A GB9418753D0 (en) 1994-09-16 1994-09-16 Process circuitry
PCT/GB1995/002130 WO1996008774A1 (en) 1994-09-16 1995-09-08 Bus assignment system for dsp processors

Publications (2)

Publication Number Publication Date
MXPA97001974A MXPA97001974A (en) 1998-02-01
MX9701974A true MX9701974A (es) 1998-02-28

Family

ID=10761486

Family Applications (1)

Application Number Title Priority Date Filing Date
MX9701974A MX9701974A (es) 1994-09-16 1995-09-08 Sistema de asignacion de barra comun para procesadores dsp.

Country Status (14)

Country Link
EP (1) EP0781433B1 (cg-RX-API-DMAC7.html)
JP (1) JPH10505925A (cg-RX-API-DMAC7.html)
AT (1) ATE174139T1 (cg-RX-API-DMAC7.html)
AU (1) AU3477695A (cg-RX-API-DMAC7.html)
BR (1) BR9509071A (cg-RX-API-DMAC7.html)
DE (1) DE69506427T2 (cg-RX-API-DMAC7.html)
ES (1) ES2127554T3 (cg-RX-API-DMAC7.html)
FI (1) FI971093A0 (cg-RX-API-DMAC7.html)
GB (1) GB9418753D0 (cg-RX-API-DMAC7.html)
IL (1) IL115147A (cg-RX-API-DMAC7.html)
IN (1) IN184524B (cg-RX-API-DMAC7.html)
MX (1) MX9701974A (cg-RX-API-DMAC7.html)
WO (1) WO1996008774A1 (cg-RX-API-DMAC7.html)
ZA (1) ZA957740B (cg-RX-API-DMAC7.html)

Families Citing this family (2)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
RU2263951C2 (ru) * 2004-02-02 2005-11-10 Огородник Дмитрий Викторович Способ обработки цифровых данных в запоминающем устройстве и запоминающее устройство для осуществления способа
JP5130754B2 (ja) * 2007-03-15 2013-01-30 富士通セミコンダクター株式会社 半導体集積回路及びメモリシステム

Family Cites Families (4)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4837736A (en) * 1987-05-01 1989-06-06 Digital Equipment Corporation Backplane bus with default control
CA2021826A1 (en) * 1989-10-23 1991-04-24 Darryl Edmond Judice Delay logic for preventing cpu lockout from bus ownership
SE9203016L (sv) * 1992-10-14 1994-04-15 Ericsson Telefon Ab L M Signalbehandlingssystem med delat dataminne
EP0654743A1 (en) * 1993-11-19 1995-05-24 International Business Machines Corporation Computer system having a DSP local bus

Also Published As

Publication number Publication date
DE69506427T2 (de) 1999-08-05
FI971093A7 (fi) 1997-03-14
FI971093L (fi) 1997-03-14
IL115147A0 (en) 1995-12-31
DE69506427D1 (de) 1999-01-14
IN184524B (cg-RX-API-DMAC7.html) 2000-09-02
BR9509071A (pt) 1997-12-23
WO1996008774A1 (en) 1996-03-21
JPH10505925A (ja) 1998-06-09
AU3477695A (en) 1996-03-29
EP0781433B1 (en) 1998-12-02
EP0781433A1 (en) 1997-07-02
GB9418753D0 (en) 1994-11-02
ZA957740B (en) 1996-05-06
ES2127554T3 (es) 1999-04-16
ATE174139T1 (de) 1998-12-15
IL115147A (en) 1999-09-22
FI971093A0 (fi) 1997-03-14

Similar Documents

Publication Publication Date Title
MX9306994A (es) Sistema de control de flujo para interruptores de paquete.
DE60043970D1 (de) Dynamische Anpassung der Anzahl einer logischen Partition zugeordneten logischen Prozessoren
DE69528247D1 (de) Regulierung der Wasserbehandlungsmitteldosierung, auf Basis von Betriebssystemspannungen
FR2418989B1 (fr) Systeme de traitement modulaire, se pretant a de multiples configurations integre avec un systeme de pre-traitement
BRPI0515801A (pt) rede (malha) de dispositivos inteligentes que se comunicam através de linha de força e radiofreqüência
DZ1666A1 (fr) Composés hétérobicycliques.
BR9814843A (pt) Protocolo de fluxo de mensagens para evitar conflitos
ES2063734T3 (es) Imidazoles bloqueantes de receptores de angiotensina ii.
BR9814050A (pt) Interface gráfica com o usuário para aplicaçõeshabilitadas na web
FI893208A0 (fi) Epoxihartskompositioner som aer avsedda att haerdas vid laoga temperaturer.
MX173460B (es) Arbitraje dinamico de barra colectora, con transferencia que comparte cada ciclo
FI873507L (fi) Foerfarande foer lokalisering av omraoden pao foerstaerkta betongkonstruktioner, som aer i behov av reparation.
SE8008849L (sv) Styranordning vid tidsmultiplexsystem
AR241180A1 (es) Compuesto de benzisoxazol que incluye esteroisomeros del mismo y formulacion herbicida que lo contiene.
MX9701974A (es) Sistema de asignacion de barra comun para procesadores dsp.
FI920528A0 (fi) Foerfarande foer framstaellning av ett dimensionsstabilt polyolefinskum, som innehaoller slutna celler och som har minskad halt cellformningsmedel i den slutliga anvaendningen.
UY24301A1 (es) Composiciones antimicrobianas
ES2124327T3 (es) Derivados de sulfonamida aminometileno como inmunosupresores.
DK124548B (da) Som optiske klaringsmidler virksomme benzoxazolforbindelser.
FI935733A7 (fi) Paikallisverkkojärjestelmä, jossa on useita datakanavia
ES499539A0 (es) Una instalacion para el suministro de servicios tales como electricidad, agua, alumbrado, etc.
FI871691A7 (fi) Klockrenegeringsarrangemang tillaempligt speciellt pao ett informationstransmissionssystem som anvaender den tiddelade fleraotkomstprincipen i en transmissionsriktning.
DE3783203D1 (de) Autonomes stromversorgungssystem.
FI863663L (fi) Epoxinovolackhartser som har reducerad del difunktionella komponenter, och foerfarande foer reducering av de difunktionella komponenternas del i novolackhartser.
MX9703872A (es) Mecanismo de configuracion.

Legal Events

Date Code Title Description
FA Abandonment or withdrawal