KR970049429A - Additional computing device of equalizer - Google Patents

Additional computing device of equalizer Download PDF

Info

Publication number
KR970049429A
KR970049429A KR1019950061820A KR19950061820A KR970049429A KR 970049429 A KR970049429 A KR 970049429A KR 1019950061820 A KR1019950061820 A KR 1019950061820A KR 19950061820 A KR19950061820 A KR 19950061820A KR 970049429 A KR970049429 A KR 970049429A
Authority
KR
South Korea
Prior art keywords
equalizer
data
converter
ram
counter
Prior art date
Application number
KR1019950061820A
Other languages
Korean (ko)
Inventor
장윤석
Original Assignee
이우복
사단법인 고등기술연구원 연구조합
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 이우복, 사단법인 고등기술연구원 연구조합 filed Critical 이우복
Priority to KR1019950061820A priority Critical patent/KR970049429A/en
Publication of KR970049429A publication Critical patent/KR970049429A/en

Links

Landscapes

  • Cable Transmission Systems, Equalization Of Radio And Reduction Of Echo (AREA)

Abstract

본 발명은 등화기의 부가적 연상장치에 관한 것으로, 데이타가 입력되는 데이타입력부와, 상기 데이타 입력부에서 아날로그 신호를 디지탈 신호로 변화하는 AD변환기와, 상기 A/D변환기에서 데이타를 저장하는 램과, 상기 AD변환기에서 클럭을 발생시키는 동기추출회로와, 상기 동기추출회로에서 메모리 풀 제어 신호를 출력하는 카운터와, 상기 램과 카운터에 의해 등화기에 필요한 계수 가중치를 연산하여 계수를 갱신하는 프로세싱부와, 상기 프로세싱부에서 내부 가중치 계수와 샘플 데이타의 의해 계수를 갱신하는 등화기와, 상기 등화기에서 데이타를 출력하는 데이타 출력부를 포함하여 지연을 방지할 수 있으며 구현이 한층 간단해질 수 있다.The present invention relates to an additional associative device of an equalizer, comprising: a data input unit for inputting data, an AD converter for converting an analog signal into a digital signal at the data input unit, a RAM for storing data in the A / D converter; A processing unit for updating a coefficient by calculating a synchronous extraction circuit for generating a clock in the AD converter, a counter for outputting a memory pool control signal in the synchronous extraction circuit, and calculating coefficient weights necessary for an equalizer by the RAM and the counter; In addition, the processing unit may include an equalizer for updating coefficients by internal weight coefficients and sample data, and a data output unit for outputting data from the equalizer, thereby preventing delay and simplifying implementation.

Description

등화기의 부가적 연산장치Additional computing device of equalizer

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명에 의한 등화기의 부가적 연산장치의 블럭도.1 is a block diagram of an additional computing device of the equalizer according to the present invention.

Claims (1)

데이타가 입력되는 데이타입력부와, 상기 데이타 입력부에서 아날로그 신호를 디지탈 신호로 변화하는 AD변환기와, 상기 A/D변환기에서 데이타를 저장하는 램과, 상기 AD변환기에서 클럭을 발생시키는 동기추출회로와, 상기 동기추출회로에서 메모리 풀 제어 신호를 출력하는 카운터와, 상기 램과 카운터에 의해 등화기에 필요한 계수 가중치를 연산하여 계수를 갱신하는 프로세싱부와, 상기 프로세싱부에서 내부 가중치 계수와 샘플 데이타의 의해 계수를 갱신하는 등화기와, 상기 등화기에서 데이타를 출력하는 데이타 출력부를 포함하는 등화기의 부가적 연상장치.A data input unit into which data is input, an AD converter for converting an analog signal into a digital signal in the data input unit, a RAM for storing data in the A / D converter, a synchronous extraction circuit for generating a clock in the AD converter, A counter for outputting a memory pool control signal in the synchronization extracting circuit, a processing unit for calculating coefficient weights necessary for an equalizer by the RAM and the counter, and updating coefficients; An equalizer for updating the equalizer and a data output unit for outputting data from the equalizer. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950061820A 1995-12-28 1995-12-28 Additional computing device of equalizer KR970049429A (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950061820A KR970049429A (en) 1995-12-28 1995-12-28 Additional computing device of equalizer

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950061820A KR970049429A (en) 1995-12-28 1995-12-28 Additional computing device of equalizer

Publications (1)

Publication Number Publication Date
KR970049429A true KR970049429A (en) 1997-07-29

Family

ID=66621729

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950061820A KR970049429A (en) 1995-12-28 1995-12-28 Additional computing device of equalizer

Country Status (1)

Country Link
KR (1) KR970049429A (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100813074B1 (en) * 2001-10-25 2008-03-14 엘지전자 주식회사 Apparatus for equalizing of optical record media

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100813074B1 (en) * 2001-10-25 2008-03-14 엘지전자 주식회사 Apparatus for equalizing of optical record media

Similar Documents

Publication Publication Date Title
KR920001886A (en) Pointer device and method for processing digital TDM data flow at nodes of synchronous SDH transmission network
GB2309563A (en) Information processing system
KR970049429A (en) Additional computing device of equalizer
KR920001830A (en) Input Weighted Transversal Filter
JP3470975B2 (en) Kana-kanji conversion method and device for document input device
KR960036681A (en) Motion compensation device to eliminate blocking
KR970029142A (en) Integrated Method of Single Meaning Word in Multilingual Translation System Using Conceptual Structure
SU1714611A1 (en) Device for information input
JPS63269253A (en) Japanese-language documentation device
JPS5672768A (en) Audio response system automatic translator
KR930014260A (en) Speech synthesis system
KR970050158A (en) Digital V. C. audio data sync number extraction method in 625/50 system
KR940008479A (en) Sampling frequency conversion circuit
JPS5665232A (en) Japanese language information input device
TW354395B (en) A bus interface synchronous system for synchronously system clock and the inner clock of a central processing unit, comprising:
KR880004409A (en) Speech Synthesis Method of Cash Register
JPS59126597A (en) Electronic musical instrument
KR950029919A (en) Sound source integrated circuit
KR970056957A (en) Image processing equipment
KR970068409A (en) Tone generation circuit using a digital signal processing processor (DSP)
JPH0731670B2 (en) Information processing method
KR940009866A (en) Fast Multiplier Using Group Tree Structure Method (GTSM)
KR920004961A (en) PLC's Hardware Command Fast Processing Method
KR970031526A (en) A clock-address comparator in a synchronous transmission system
KR960009398A (en) Synchronous Clock Generation Circuit

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
WITB Written withdrawal of application
E601 Decision to refuse application