KR960036681A - Motion compensation device to eliminate blocking - Google Patents

Motion compensation device to eliminate blocking Download PDF

Info

Publication number
KR960036681A
KR960036681A KR1019950005307A KR19950005307A KR960036681A KR 960036681 A KR960036681 A KR 960036681A KR 1019950005307 A KR1019950005307 A KR 1019950005307A KR 19950005307 A KR19950005307 A KR 19950005307A KR 960036681 A KR960036681 A KR 960036681A
Authority
KR
South Korea
Prior art keywords
address
motion
compensation device
motion vector
motion compensation
Prior art date
Application number
KR1019950005307A
Other languages
Korean (ko)
Other versions
KR100198986B1 (en
Inventor
정해묵
Original Assignee
배순훈
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 배순훈, 대우전자 주식회사 filed Critical 배순훈
Priority to KR1019950005307A priority Critical patent/KR100198986B1/en
Priority to JP5942296A priority patent/JP3725232B2/en
Priority to CN96102725A priority patent/CN1078795C/en
Publication of KR960036681A publication Critical patent/KR960036681A/en
Application granted granted Critical
Publication of KR100198986B1 publication Critical patent/KR100198986B1/en

Links

Classifications

    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/85—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression
    • H04N19/86—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using pre-processing or post-processing specially adapted for video compression involving reduction of coding artifacts, e.g. of blockiness
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/10—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding
    • H04N19/169—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding
    • H04N19/17—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object
    • H04N19/176—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals using adaptive coding characterised by the coding unit, i.e. the structural portion or semantic portion of the video signal being the object or the subject of the adaptive coding the unit being an image region, e.g. an object the region being a block, e.g. a macroblock
    • H—ELECTRICITY
    • H04—ELECTRIC COMMUNICATION TECHNIQUE
    • H04N—PICTORIAL COMMUNICATION, e.g. TELEVISION
    • H04N19/00—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals
    • H04N19/42—Methods or arrangements for coding, decoding, compressing or decompressing digital video signals characterised by implementation details or hardware specially adapted for video compression or decompression, e.g. dedicated software implementation
    • H04N19/43—Hardware specially adapted for motion estimation or compensation

Landscapes

  • Engineering & Computer Science (AREA)
  • Multimedia (AREA)
  • Signal Processing (AREA)
  • Compression Or Coding Systems Of Tv Signals (AREA)

Abstract

본 발명은 부호와 시스템에서 분할되는 각 블럭들을 소정의 크기로 축소 분할 처리하여 블럭킹 현상을 제거하기 위한 움직임 보상장치에 관한 것으로, 이를 해결하기 위해 소정의 블럭과 블럭의 경계가 서로 겹치지 않도록 입력되는 움직임벡터를 근거로 해당 블럭의 어드레스 데이터를 각각 발생하기 위한 복수의 어드레스 발생부와, 어드레스 발생부에서 인가되는 각각의 어드레스 데이터를, 복수의 어드레스 발생부로 입력되는 움직임 벡터에 연동에 따른 조작신호에 의해 상기 해당 어드레스 발생부의 어드레스를 선택적으로 절환하기 위한 선택부; 선택부에서 출력되는 어드레스 데이터에 의해 움직임이 보상된 프레임 데이터를 출력하는 프레임 메모리부를 포함하도록 구성된다.The present invention relates to a motion compensation device for eliminating a blocking phenomenon by reducing and dividing each block divided by a code and a predetermined size into a predetermined size. On the basis of the motion vector, a plurality of address generators for generating address data of the corresponding block, and each address data applied from the address generator, are used for operation signals associated with a motion vector input to the plurality of address generators. A selection unit for selectively switching the address of the address generation unit by And a frame memory unit for outputting frame data whose motion is compensated by the address data output from the selecting unit.

Description

블럭킹 현상을 제거하기 위한 움직임 보상장치Motion compensation device to eliminate blocking

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제3도는 본 발명의 블럭킹 현상을 제거하기 위한 움직임 보상장치도.3 is a motion compensation device for removing the blocking phenomenon of the present invention.

Claims (1)

영상의 움직을 보상하는 움직임 보상장치에 있어서, 소정의 블럭과 블럭의 경계가 서로 겹치지 않도록 입력되는 움직임벡터를 근거로 해당 블럭의 어드레스 데이터를 각각 발생하기 위한 복수의 어드레스 발생부와; 상기 어드레스 발생부에서 인가되는 각각의 어드레스 데어타를, 상기 복수의 어드레스 발생부로 입력되는 움직임 벡터에 연동에 따른 조작신호에 의해 상기 해당 어드레스 발생부의 어드레스를 선택적으로 절환하기 위한 선택부; 상기 선택부에서 출력되는 어드레스 데이터에 의해 움직임이 보상된 프레임 데이터를 출력하는 프레임 메모리부를 포함함을 특징으로 하는 블럭킹 현상을 제거하기 위한 움직임 보상장치.A motion compensation device for compensating for motion of an image, comprising: a plurality of address generators for generating address data of a corresponding block based on a motion vector input so that a predetermined block and a block boundary do not overlap each other; A selection unit for selectively switching each address data applied from the address generator by an operation signal corresponding to a motion vector input to the plurality of address generators; And a frame memory unit for outputting frame data whose motion is compensated by the address data output from the selection unit. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950005307A 1995-03-15 1995-03-15 Motion compensation apparatus for improving a blocking effect KR100198986B1 (en)

Priority Applications (3)

Application Number Priority Date Filing Date Title
KR1019950005307A KR100198986B1 (en) 1995-03-15 1995-03-15 Motion compensation apparatus for improving a blocking effect
JP5942296A JP3725232B2 (en) 1995-03-15 1996-03-15 Motion vector determination method
CN96102725A CN1078795C (en) 1995-03-15 1996-03-15 Improved motion compensation method for use in image encoding system

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950005307A KR100198986B1 (en) 1995-03-15 1995-03-15 Motion compensation apparatus for improving a blocking effect

Publications (2)

Publication Number Publication Date
KR960036681A true KR960036681A (en) 1996-10-28
KR100198986B1 KR100198986B1 (en) 1999-06-15

Family

ID=19409801

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950005307A KR100198986B1 (en) 1995-03-15 1995-03-15 Motion compensation apparatus for improving a blocking effect

Country Status (3)

Country Link
JP (1) JP3725232B2 (en)
KR (1) KR100198986B1 (en)
CN (1) CN1078795C (en)

Families Citing this family (7)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR100985366B1 (en) 2002-11-25 2010-10-04 파나소닉 주식회사 Motion compensating method, picture encoding method and picture decoding method
KR100579542B1 (en) * 2003-07-29 2006-05-15 삼성전자주식회사 Motion estimation apparatus considering correlation between blocks, and method of the same
EP1592259B1 (en) * 2004-04-30 2011-10-05 Panasonic Corporation Processing auxiliary data of video sequences
CN101137065A (en) * 2006-09-01 2008-03-05 华为技术有限公司 Image coding method, decoding method, encoder, decoder, coding/decoding method and encoder/decoder
CN101272498B (en) * 2008-05-14 2010-06-16 杭州华三通信技术有限公司 Video encoding method and device
MX2013010112A (en) 2011-03-09 2013-10-07 Toshiba Kk Video image encoding method and video image decoding method.
JP2014183544A (en) * 2013-03-21 2014-09-29 Fujitsu Ltd Image processing unit and image processing method

Also Published As

Publication number Publication date
CN1137211A (en) 1996-12-04
JP3725232B2 (en) 2005-12-07
KR100198986B1 (en) 1999-06-15
CN1078795C (en) 2002-01-30
JPH08265768A (en) 1996-10-11

Similar Documents

Publication Publication Date Title
KR970003207A (en) Clock generator of semiconductor memory device
KR970051090A (en) Pumping Voltage Generator of Semiconductor Memory Device
KR960036681A (en) Motion compensation device to eliminate blocking
KR910014945A (en) Semiconductor memory device
KR930013999A (en) Block control circuit of graphic controller
KR900013396A (en) DRAM controller
KR920006970A (en) Serial Selection Circuit for Semiconductor Memory
KR920003769A (en) Surround control circuit
KR970051268A (en) Internal Clock Generation Circuit of Semiconductor Memory Device
KR850005112A (en) Video display control device
KR970049578A (en) Memory control circuit
KR960018906A (en) Internal address generator
KR940010796A (en) Address translation method and apparatus
KR960042337A (en) Random number generator using linear feedback shift register with changeable order
KR910006909A (en) Display controller
KR940010770A (en) Aspect ratio conversion output device
KR960028234A (en) Screen vertical magnification circuit and method
KR970049831A (en) Image data access device
KR960038988A (en) Address buffer of semiconductor memory device
KR910007335A (en) Superimposer screen split display
KR850003590A (en) Variable Character Generator
KR910010347A (en) Image recording device using random memory access
KR970051267A (en) Semiconductor memory device
KR970705757A (en) TEST PATTERN GENERATOR
KR970049392A (en) Memory mapping method in 24 bpp mode

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20130225

Year of fee payment: 15

FPAY Annual fee payment

Payment date: 20140224

Year of fee payment: 16

FPAY Annual fee payment

Payment date: 20150302

Year of fee payment: 17

EXPY Expiration of term