KR970049426A - Data transformation method - Google Patents

Data transformation method Download PDF

Info

Publication number
KR970049426A
KR970049426A KR1019950062146A KR19950062146A KR970049426A KR 970049426 A KR970049426 A KR 970049426A KR 1019950062146 A KR1019950062146 A KR 1019950062146A KR 19950062146 A KR19950062146 A KR 19950062146A KR 970049426 A KR970049426 A KR 970049426A
Authority
KR
South Korea
Prior art keywords
data
byte unit
clock signal
transformation method
data transformation
Prior art date
Application number
KR1019950062146A
Other languages
Korean (ko)
Other versions
KR100411231B1 (en
Inventor
백종섭
Original Assignee
김주용
현대전자산업 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김주용, 현대전자산업 주식회사 filed Critical 김주용
Priority to KR1019950062146A priority Critical patent/KR100411231B1/en
Publication of KR970049426A publication Critical patent/KR970049426A/en
Application granted granted Critical
Publication of KR100411231B1 publication Critical patent/KR100411231B1/en

Links

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F5/00—Methods or arrangements for data conversion without changing the order or content of the data handled
    • G06F5/06—Methods or arrangements for data conversion without changing the order or content of the data handled for changing the speed of data flow, i.e. speed regularising or timing, e.g. delay lines, FIFO buffers; over- or underrun control therefor

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • General Physics & Mathematics (AREA)
  • Image Processing (AREA)
  • Synchronisation In Digital Transmission Systems (AREA)

Abstract

본 발명은 데이터 변환 방법에 관해 게시한다. 종래에는 비트 단위의 데이터를 바이트 단위의 데어터로 변환시 직렬적인 방법을 사용함으로 인해 변환 시간이 늦었으나, 본 발명에 따르면 병렬적인 방법을 사용하고 또 상태 바이트를 이용하여 데이터의 동기상태를 탐색함으로써 데이터 변환 시간을 2배 내지 3배 빠르게 할 수 있다.The present invention discloses a data conversion method. Conventionally, the conversion time is slow because a serial method is used to convert data in bits to data in bytes. However, according to the present invention, data is obtained by using a parallel method and searching for a synchronous state of data using status bytes. The conversion time can be 2 to 3 times faster.

Description

데이터 변환 방법Data transformation method

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명에 의하여 직렬 데이터를 병렬 데이터로 변환하는 방법을 설명하기 위한 클럭신호들의 타이밍도,1 is a timing diagram of clock signals for explaining a method of converting serial data into parallel data according to the present invention;

제3도는 상기 제1도의 병렬 데이터의 동기방법을 설명하기 위하여 도시한 도면.3 is a diagram for explaining a method of synchronizing parallel data of FIG.

Claims (3)

직렬클럭신호로부터 병렬클럭신호를 생성하는 단계 : 상기 병렬클럭신호에 의하여 바이트 단위의 데이터를 생성하는 단계 : 상기 바이트 단위의 데이터를 동기시키는 단계를 포함하는 것을 특징으로 하는 데이터 변환방법.Generating a parallel clock signal from a serial clock signal: Generating a byte unit data by the parallel clock signal: Synchronizing the data of the byte unit. 제1항에 있어서; 상기 바이트 단위의 데이터는 쉬프트레지스터에 의하여 생성되는 것을 특징으로 하는 데이터 변환방법.The method of claim 1; And the data in the byte unit is generated by a shift register. 제1항에 있어서; 상기 바이트 단위의 데이터를 동기시키는 단계는 개개의 바이트 단위의 데이터를 국부탐색하는 과정과 상기 국부탐색된 데이터를 전체탐색하는 과정 및 상기 전체탐색된 데이터가 안정상태로 들어가는 과정으로 이루어지는 것을 특징으로 하는 데이터 변환방법.The method of claim 1; Synchronizing the data of the byte unit comprises the steps of local search of the data of each byte unit, the process of full search of the local searched data and the process of entering the whole searched data into a stable state, characterized in that How to convert data. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950062146A 1995-12-28 1995-12-28 Method for converting data KR100411231B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950062146A KR100411231B1 (en) 1995-12-28 1995-12-28 Method for converting data

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950062146A KR100411231B1 (en) 1995-12-28 1995-12-28 Method for converting data

Publications (2)

Publication Number Publication Date
KR970049426A true KR970049426A (en) 1997-07-29
KR100411231B1 KR100411231B1 (en) 2004-03-18

Family

ID=37422894

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950062146A KR100411231B1 (en) 1995-12-28 1995-12-28 Method for converting data

Country Status (1)

Country Link
KR (1) KR100411231B1 (en)

Family Cites Families (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPS5673952A (en) * 1979-11-22 1981-06-19 Toshiba Corp Serial-parallel conversion system
KR880003598Y1 (en) * 1985-08-24 1988-10-12 삼성전자 주식회사 Pararell modulating circuit of a direct data
JPH04267430A (en) * 1991-02-22 1992-09-24 Seiko Epson Corp Serial/parallel converter
KR950009772Y1 (en) * 1991-08-29 1995-11-22 Lg정보통신 주식회사 Data convert circuit
KR950013806B1 (en) * 1993-03-05 1995-11-16 삼성전자주식회사 Serial/parallel conversion method and device of data
JP3095590B2 (en) * 1993-09-24 2000-10-03 株式会社東芝 Circuit breaker

Also Published As

Publication number Publication date
KR100411231B1 (en) 2004-03-18

Similar Documents

Publication Publication Date Title
KR920007341A (en) Method and apparatus for converting ECL signal to CMOS signal
KR970049426A (en) Data transformation method
KR910013751A (en) NRZ / CMI (II) Code Inverter
JPS558166A (en) Data transmission system
KR960008791A (en) Digital data sampling phase conversion circuit and conversion method
JPS5950140B2 (en) Pulse width/pulse period conversion circuit
KR970004925A (en) Synchronous Clock Control Circuit of Digital Exchange
KR950022352A (en) Bit Synchronization Circuit for Phase Difference Alignment of Clocks
SU702535A1 (en) Device for clocking start-stop systems for transmission of descrete data
KR970018964A (en) Method and device for converting serial communication signal of AC servo motor
SU1510088A2 (en) Code-to-time interval converter
SU788412A1 (en) Device for synchronizing timing generators of digital switching units
KR960009398A (en) Synchronous Clock Generation Circuit
JPS6122356Y2 (en)
SU1310791A1 (en) Walsh function generator
KR910013752A (en) NRZ / CMI (II) Code Inverter
KR970056528A (en) Analog Bus / I ^ 2C Bus Protocol Converters
KR970055575A (en) Block decoding circuit
KR980006918A (en) 50% Duty Cycle Data Generator (50% Duty Cycle Data Generator)
KR930024337A (en) Frame Synchronization Detection Method and Circuit for Demultiplexing Data Transmission System
KR970024711A (en) Synchronous Control of Digital Voice Signal
KR870006739A (en) Frame Sync Detection Method and Circuit
KR960006367A (en) 34m (M) multiplexing device capable of low speed division processing
JPS59104846A (en) Converting circuit of cmi code
KR950025554A (en) Computer motion control system

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
LAPS Lapse due to unpaid annual fee