KR970028963A - Port test circuit of microprocessor - Google Patents
Port test circuit of microprocessor Download PDFInfo
- Publication number
- KR970028963A KR970028963A KR1019950040725A KR19950040725A KR970028963A KR 970028963 A KR970028963 A KR 970028963A KR 1019950040725 A KR1019950040725 A KR 1019950040725A KR 19950040725 A KR19950040725 A KR 19950040725A KR 970028963 A KR970028963 A KR 970028963A
- Authority
- KR
- South Korea
- Prior art keywords
- microprocessor
- signal
- port
- test circuit
- transfer gate
- Prior art date
Links
Landscapes
- Test And Diagnosis Of Digital Computers (AREA)
Abstract
어드레스뿐만 아니라 데이터를 모니터링하는 마이크로 프로세서의 포트를 테스트하는 회로가 개시된다.A circuit is disclosed for testing a port of a microprocessor that monitors data as well as an address.
마이크로 프로세서의 포트를 테스트하는 회로에 있어서, 어드레스 신호와 데이터 신호를 선택적으로 출력하는 멀티플렉싱 수단; 상기 멀티플렉싱 수단에서 출력 신호를 게이팅하는 전달 게이트부; 및 상기 전달 게이트부의 출력 상태에 의해 어드레스 신호 혹은 데이터 신호를 버퍼링하는 버퍼부를 포함함을 특징으로 한다.A circuit for testing a port of a microprocessor, comprising: multiplexing means for selectively outputting an address signal and a data signal; A transfer gate part for gating an output signal from the multiplexing means; And a buffer unit which buffers an address signal or a data signal according to an output state of the transfer gate unit.
본 발명에 따른 포트 테스트 회로는 어드레스 신호와 데이터 신호를 모니터링할 수 있으므로 핀을 효율적으로 사용하게 하는 효과를 갖는다.The port test circuit according to the present invention can monitor the address signal and the data signal, so that the pin can be efficiently used.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.
제1도는 본 발명에 따른 포트 테스트 회로의 구성을 보이는 회로도이다.1 is a circuit diagram showing the configuration of a port test circuit according to the present invention.
Claims (1)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950040725A KR970028963A (en) | 1995-11-10 | 1995-11-10 | Port test circuit of microprocessor |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950040725A KR970028963A (en) | 1995-11-10 | 1995-11-10 | Port test circuit of microprocessor |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970028963A true KR970028963A (en) | 1997-06-26 |
Family
ID=66587052
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950040725A KR970028963A (en) | 1995-11-10 | 1995-11-10 | Port test circuit of microprocessor |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970028963A (en) |
-
1995
- 1995-11-10 KR KR1019950040725A patent/KR970028963A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR880008228A (en) | Display | |
KR870010444A (en) | Data processor | |
KR850008567A (en) | Semiconductor integrated circuit | |
KR970028963A (en) | Port test circuit of microprocessor | |
KR970049492A (en) | Data Processor with Bus Controller | |
KR960024426A (en) | Microcontroller Test Circuit | |
KR940027383A (en) | Bus multiplexing circuit | |
KR910021030A (en) | Skew clamp circuit | |
KR880000961A (en) | Video memory | |
KR980006854A (en) | IC Reset Signal Test Circuit | |
KR890012450A (en) | Logic circuit | |
KR970076207A (en) | Input stage circuit of Micro-Procesor | |
KR910012919A (en) | Main CPU Supervisor | |
KR970053247A (en) | Custom Semiconductor Device with Test Pad | |
KR920001291A (en) | Board test tool for computer systems | |
KR960039627A (en) | Input buffer of synchronous memory device | |
KR960025127A (en) | Method and circuit using part of memory as input / output buffer | |
KR970011887A (en) | Analog Multi-Channel Test Circuit | |
KR970055529A (en) | Data input buffer circuit of memory | |
KR940017197A (en) | Input Buffer | |
KR910017298A (en) | Global memory control system of digital signal processor | |
KR910003510A (en) | Micro Channel Structural Bus Progress Detection Jig | |
KR930020843A (en) | Clock signal selection circuit | |
KR930022200A (en) | Adapter Board for Personal Computer Debugging | |
KR910013253A (en) | How to display VT 셑 abnormal operation |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
WITN | Withdrawal due to no request for examination |