KR910013253A - How to display VT 셑 abnormal operation - Google Patents

How to display VT 셑 abnormal operation Download PDF

Info

Publication number
KR910013253A
KR910013253A KR1019890020679A KR890020679A KR910013253A KR 910013253 A KR910013253 A KR 910013253A KR 1019890020679 A KR1019890020679 A KR 1019890020679A KR 890020679 A KR890020679 A KR 890020679A KR 910013253 A KR910013253 A KR 910013253A
Authority
KR
South Korea
Prior art keywords
abnormal operation
display
abnormal
des
operation signal
Prior art date
Application number
KR1019890020679A
Other languages
Korean (ko)
Other versions
KR920003005B1 (en
Inventor
황보란
Original Assignee
김용원
대우전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김용원, 대우전자 주식회사 filed Critical 김용원
Priority to KR1019890020679A priority Critical patent/KR920003005B1/en
Publication of KR910013253A publication Critical patent/KR910013253A/en
Application granted granted Critical
Publication of KR920003005B1 publication Critical patent/KR920003005B1/en

Links

Classifications

    • G—PHYSICS
    • G11—INFORMATION STORAGE
    • G11B—INFORMATION STORAGE BASED ON RELATIVE MOVEMENT BETWEEN RECORD CARRIER AND TRANSDUCER
    • G11B33/00—Constructional parts, details or accessories not provided for in the other groups of this subclass
    • G11B33/10—Indicating arrangements; Warning arrangements

Landscapes

  • Debugging And Monitoring (AREA)
  • Testing, Inspecting, Measuring Of Stereoscopic Televisions And Televisions (AREA)
  • Maintenance And Management Of Digital Transmission (AREA)

Abstract

내용 없음.No content.

Description

브이티알 셋 이상 동작시 표시방법How to display when VT 3 or more

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음As this is a public information case, the full text was not included.

제1도는 본 발명을 실현하기위한 주요부의 블럭도,1 is a block diagram of an essential part for realizing the present invention;

제2도는 본 발명의 플로우챠트.2 is a flowchart of the present invention.

Claims (1)

시스템의 전체적인 상태를 총괄적으로 검출하는 시스콘 IC(1)는 타이머 마이컴(2)으로 브이티알의 동작이 이상상태에 있음을 알리는 이상동작신호(DES)를 출력하고 상기 타이머 마이컴(2)는 상기 이상동작 신호(DES)에 따라 디지트론(3)에 이상동작 표시 데이타(DED)를 출력하도록 구성되는 것을 특징으로 하는 브이티알 세트 이상 동작시 표시방법.The ciscon IC 1 which collectively detects the overall state of the system outputs to the timer microcomputer 2 an abnormal operation signal DES indicating that the operation of VTIAL is in an abnormal state. And the abnormal operation indication data (DED) is output to the digitron (3) in accordance with the abnormal operation signal (DES). ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019890020679A 1989-12-31 1989-12-31 Display method of vtr KR920003005B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019890020679A KR920003005B1 (en) 1989-12-31 1989-12-31 Display method of vtr

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019890020679A KR920003005B1 (en) 1989-12-31 1989-12-31 Display method of vtr

Publications (2)

Publication Number Publication Date
KR910013253A true KR910013253A (en) 1991-08-08
KR920003005B1 KR920003005B1 (en) 1992-04-13

Family

ID=19294724

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019890020679A KR920003005B1 (en) 1989-12-31 1989-12-31 Display method of vtr

Country Status (1)

Country Link
KR (1) KR920003005B1 (en)

Also Published As

Publication number Publication date
KR920003005B1 (en) 1992-04-13

Similar Documents

Publication Publication Date Title
KR890000283A (en) Fault diagnosis system of automotive electronics
KR840006092A (en) Memory protection test method and execution circuit
KR910011013A (en) Recording control system of video subtitle
KR900003723A (en) Microprocessors and Integrated Circuit Devices
KR840006871A (en) Display
KR890015607A (en) Frequency detector
KR910013253A (en) How to display VT 셑 abnormal operation
KR910006811A (en) Multiple Input Signal Checking Circuit
KR890012220A (en) Code conversion circuit
KR910006855A (en) Interrupt control circuit
KR900015039A (en) Counter device using mercury sensor
KR910013740A (en) How to count voice recording time of voice output device
KR910008984A (en) How to prevent malfunction when switching stereo mode
KR900010554A (en) Congestion Monitoring Circuit of Microprocessor
KR910008718A (en) How to change the tape time due to the remaining tape in recording
TW373076B (en) IC test handler
KR910005272A (en) Mode automatic switching circuit of CD player
KR900016857A (en) Clear blue circuit
KR910013022A (en) Alarm processing circuit in telemetering by switchboard access method
KR910012611A (en) Control device with numerical display
KR910010322A (en) Security Module Circuit Using RSA Algorithm
KR870006443A (en) Local time conversion clock device according to time difference
KR920007369A (en) How to use pager CPU
KR880000847A (en) Sync signal polarity stabilization circuit
KR910012751A (en) LCD Module Test Equipment

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20020329

Year of fee payment: 11

LAPS Lapse due to unpaid annual fee