KR970019013A - Time-varying cross filter with reduced chip area - Google Patents

Time-varying cross filter with reduced chip area Download PDF

Info

Publication number
KR970019013A
KR970019013A KR1019950032444A KR19950032444A KR970019013A KR 970019013 A KR970019013 A KR 970019013A KR 1019950032444 A KR1019950032444 A KR 1019950032444A KR 19950032444 A KR19950032444 A KR 19950032444A KR 970019013 A KR970019013 A KR 970019013A
Authority
KR
South Korea
Prior art keywords
data
time
receiving
data output
output
Prior art date
Application number
KR1019950032444A
Other languages
Korean (ko)
Other versions
KR0175373B1 (en
Inventor
윤병휘
Original Assignee
김광호
삼성전자 주식회사
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 김광호, 삼성전자 주식회사 filed Critical 김광호
Priority to KR1019950032444A priority Critical patent/KR0175373B1/en
Publication of KR970019013A publication Critical patent/KR970019013A/en
Application granted granted Critical
Publication of KR0175373B1 publication Critical patent/KR0175373B1/en

Links

Classifications

    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0227—Measures concerning the coefficients
    • H—ELECTRICITY
    • H03—ELECTRONIC CIRCUITRY
    • H03H—IMPEDANCE NETWORKS, e.g. RESONANT CIRCUITS; RESONATORS
    • H03H17/00—Networks using digital techniques
    • H03H17/02—Frequency selective networks
    • H03H17/0223—Computation saving measures; Accelerating measures
    • H03H17/0238—Measures concerning the arithmetic used
    • H03H17/0241—Distributed arithmetic

Landscapes

  • Engineering & Computer Science (AREA)
  • Computing Systems (AREA)
  • Theoretical Computer Science (AREA)
  • Physics & Mathematics (AREA)
  • Computer Hardware Design (AREA)
  • Mathematical Physics (AREA)
  • Complex Calculations (AREA)
  • Filters That Use Time-Delay Elements (AREA)

Abstract

이 발명은 칩 면적을 줄인 시변 교차 필터에 관한 것으로, 입력신호를 지연시켜 입력받기 위한 데이터 입력부와; 프로그램으로부터 제어신호를 입력받아, 상기 데이터 입력부로부터 출력되는 데이터를 조합하기 위한 데이터 조합부와; 상기 데이터 조합부로부터 출력되는 데이터에 계수를 곱하기 위한 계수 연산기와; 프로그램으로부터 제어신호를 입력받아, 상기 계수 연산기에서 출력되는 각각의 데이터를 선택적으로 출력하기 위한 선택기와; 상기 선택기에서 출력되는 데이터를 덧셈연산하여 출력하기 위한 연산기를 포함하여 구성되어, 입력신호의 신호대역을 구분하여 4개의 필터로 8개의 필터의 효과를 얻음으로써, 가능한 많은 회로를 공유할 수 있도록 계수를 선택하게 하여 칩 면적을 줄인 시변 교차 필터에 관한 것이다.The present invention relates to a time-varying crossover filter with reduced chip area, comprising: a data input unit for receiving input by delaying an input signal; A data combiner for receiving a control signal from a program and combining data output from the data input unit; A coefficient calculator for multiplying coefficients by data output from the data combination unit; A selector for receiving a control signal from a program and selectively outputting respective data output from the coefficient calculator; Comprising a calculator for adding and outputting the data output from the selector, by dividing the signal band of the input signal to obtain the effect of eight filters with four filters, coefficients to share as many circuits as possible It relates to a time-varying crossover filter with a reduced chip area.

Description

칩 면전을 줄인 시변 교차 필터Time-varying cross filter reduces chip presence

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 이 발명의 실시예에 따른 칩 면적을 줄인 시변 교차 필터의 구성도,1 is a block diagram of a time-varying cross filter with a reduced chip area according to an embodiment of the present invention;

제2도는 이 발명의 실시예에 따른 칩 면적을 줄인 시변 교차 필터의 데이터 조합부 내의 크로스 바의 상세도.2 is a detailed view of a cross bar in a data combination portion of a time varying cross filter with reduced chip area according to an embodiment of the present invention.

Claims (4)

입력신호를 지연시켜 입력받기 위한 데이터 입력부와; 프로그램으로부터 제어신호를 입력받아, 상기 데이터 입력부로부터 출력되는 데이터를 조합하기 위한 데이터 조합부와; 상기 데이터 조합부로부터 출력되는 데이터에 계수를 곱하기 위한 계수 연산기와; 프로그램으로부터 제어신호를 입력받아, 상기 계수 연산기에서 출력되는 각각의 데이터를 선택적으로 출력하기 위한 선택기와; 상기 선택기에서 출력되는 데이터를 덧셈연산하여 출력하기 위한 연산기를 포함하여 구성되어 짐을 특징으로 하는 칩 면적을 줄인 시변 교차 필터.A data input unit for receiving input by delaying an input signal; A data combiner for receiving a control signal from a program and combining data output from the data input unit; A coefficient calculator for multiplying coefficients by data output from the data combination unit; A selector for receiving a control signal from a program and selectively outputting respective data output from the coefficient calculator; And a computing unit configured to add and output data output from the selector. 제1항에 있어서, 상기한 데이터 조합부는 크로스 바를 이용하여 데이터를 그대로 또는 역순으로 출력하는 것을 특징으로 하는 칩 면적을 줄인 시변 교차 필터.The time-varying cross filter of claim 1, wherein the data combination unit outputs data as it is or in reverse order using a cross bar. 제1항에 있어서, 상기한 데이터 조합부는 데이터의 출력 위치를 바꾸어 계수연산기에 사용한 필터의 2배의 필터를 사용하는 효과를 가지는 것을 특징으로 하는 칩 면적을 줄인 시변 교차 필터.The time-varying crossover filter of claim 1, wherein the data combination unit has an effect of changing the output position of data and using a filter twice as large as that used in the coefficient calculator. 제1항에 있어서, 상기한 선택기는 멀티플렉서를 이용하여 원하는 필터성분만을 선택하는 것을 특징으로 하는 칩 면적을 줄인 시변 교차 필터.2. The time-varying cross filter of claim 1, wherein the selector selects only a desired filter component using a multiplexer. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019950032444A 1995-09-28 1995-09-28 Time-varying cross filter with reduced chip area KR0175373B1 (en)

Priority Applications (1)

Application Number Priority Date Filing Date Title
KR1019950032444A KR0175373B1 (en) 1995-09-28 1995-09-28 Time-varying cross filter with reduced chip area

Applications Claiming Priority (1)

Application Number Priority Date Filing Date Title
KR1019950032444A KR0175373B1 (en) 1995-09-28 1995-09-28 Time-varying cross filter with reduced chip area

Publications (2)

Publication Number Publication Date
KR970019013A true KR970019013A (en) 1997-04-30
KR0175373B1 KR0175373B1 (en) 1999-04-01

Family

ID=19428221

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019950032444A KR0175373B1 (en) 1995-09-28 1995-09-28 Time-varying cross filter with reduced chip area

Country Status (1)

Country Link
KR (1) KR0175373B1 (en)

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230079496A (en) * 2020-10-30 2023-06-07 션전 마이크로비티 일렉트로닉스 테크놀로지 컴퍼니 리미티드 Calculation chips, hash boards and data processing units

Families Citing this family (3)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR102016940B1 (en) * 2019-07-30 2019-09-02 주식회사 부영일렉트로닉스 method of manufacturing printed circuit board for dial switch
KR102016943B1 (en) * 2019-07-30 2019-09-02 주식회사 부영일렉트로닉스 method of manufacturing printed circuit board for dial switch
KR102016948B1 (en) * 2019-07-30 2019-09-02 주식회사 부영일렉트로닉스 method of manufacturing printed circuit board for dial switch

Cited By (1)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
KR20230079496A (en) * 2020-10-30 2023-06-07 션전 마이크로비티 일렉트로닉스 테크놀로지 컴퍼니 리미티드 Calculation chips, hash boards and data processing units

Also Published As

Publication number Publication date
KR0175373B1 (en) 1999-04-01

Similar Documents

Publication Publication Date Title
KR960706147A (en) Integrated circuit for processing digital signal
KR870005279A (en) Controller
KR970019013A (en) Time-varying cross filter with reduced chip area
KR910021177A (en) Acoustic additional circuit
KR920015788A (en) Signal Processing Integrated Circuit Device
KR970055454A (en) Delay circuit
KR920017352A (en) Input weighted transversal filter
KR940027291A (en) Input signal processing device and method
KR930007012B1 (en) Circuit for set/clear processing of the variable bit field
KR100197529B1 (en) Data Compression Circuit Using Pass Transistor Multiplexer
KR970013725A (en) Glitch Rejection Circuit Using Time Delay
KR970002643A (en) Address generator
KR960027376A (en) Run processing circuit in run length decoding (RLD)
KR970004830A (en) Signal selection output circuit
KR970019562A (en) Input / Output Clock Frequency Control Circuit of Digital Composite Video Equipment
KR920013092A (en) Variable bitfield make processing circuit
KR930003575A (en) Computation Circuit on Galoache
KR950007531A (en) 2-D digital filter
KR960008595A (en) Fast loop adder
KR900008845A (en) Image signal processing device
KR950020120A (en) Data Buffer Enable Circuit
KR970053831A (en) Output port for multiple output signals
KR910021050A (en) Decoder circuit
KR920022111A (en) Signal selection circuit
KR970063922A (en) Bandwidth tunable loop filter

Legal Events

Date Code Title Description
A201 Request for examination
PA0109 Patent application

Patent event code: PA01091R01D

Comment text: Patent Application

Patent event date: 19950928

PA0201 Request for examination

Patent event code: PA02012R01D

Patent event date: 19950928

Comment text: Request for Examination of Application

PG1501 Laying open of application
E902 Notification of reason for refusal
PE0902 Notice of grounds for rejection

Comment text: Notification of reason for refusal

Patent event date: 19980528

Patent event code: PE09021S01D

E701 Decision to grant or registration of patent right
PE0701 Decision of registration

Patent event code: PE07011S01D

Comment text: Decision to Grant Registration

Patent event date: 19980929

GRNT Written decision to grant
PR0701 Registration of establishment

Comment text: Registration of Establishment

Patent event date: 19981110

Patent event code: PR07011E01D

PR1002 Payment of registration fee

Payment date: 19981110

End annual number: 3

Start annual number: 1

PG1601 Publication of registration
PR1001 Payment of annual fee

Payment date: 20011008

Start annual number: 4

End annual number: 4

PR1001 Payment of annual fee

Payment date: 20021007

Start annual number: 5

End annual number: 5

PR1001 Payment of annual fee

Payment date: 20031015

Start annual number: 6

End annual number: 6

PR1001 Payment of annual fee

Payment date: 20041102

Start annual number: 7

End annual number: 7

FPAY Annual fee payment

Payment date: 20051007

Year of fee payment: 8

PR1001 Payment of annual fee

Payment date: 20051007

Start annual number: 8

End annual number: 8

LAPS Lapse due to unpaid annual fee
PC1903 Unpaid annual fee

Termination category: Default of registration fee

Termination date: 20071010