KR970008769A - Synchronization Control Device - Google Patents
Synchronization Control Device Download PDFInfo
- Publication number
- KR970008769A KR970008769A KR1019950021494A KR19950021494A KR970008769A KR 970008769 A KR970008769 A KR 970008769A KR 1019950021494 A KR1019950021494 A KR 1019950021494A KR 19950021494 A KR19950021494 A KR 19950021494A KR 970008769 A KR970008769 A KR 970008769A
- Authority
- KR
- South Korea
- Prior art keywords
- unit
- synchronization
- control
- control signal
- drive
- Prior art date
Links
Landscapes
- Communication Control (AREA)
Abstract
본 동기화제어장치는 구동제어부와 구동부가 비동기를 이루는 전자기기에 있어서 구동제어부에서 구동부로 제어신호 전송시 구동제어부측에서 소정 시간동안 제어신호의 전달상태를 유지하지 않아도 구동제어부와 구동부의 동기를 자동으로 맞추기 위한 것으로서, 본 장치는 구동제어부에서 사용되는 제1클럭신호에 동기되어 구동제어부로부터 구동부로 전송되는 소정의 제어신호를 래치하기 위한 래치부 ; 구동부에서 사용되는 제2클럭신호에 동기되어 래치부에 래치되어 있는 제어신호를 샘플링하여 구동부로 전송하는 동기부를 포함함을 특징으로 한다.The synchronization control device automatically synchronizes the drive controller and the driver without transmitting the control signal for a predetermined time when the control signal is transmitted from the drive controller to the driver in an electronic device in which the drive controller and the driver are asynchronous. A device for latching a predetermined control signal transmitted from a drive controller to a driver in synchronization with a first clock signal used in the drive controller is provided. And a synchronization unit for sampling the control signal latched in the latch unit and transmitting the control signal to the driving unit in synchronization with the second clock signal used in the driving unit.
Description
본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.
제2도는 종래의 동기화제어장치를 구비한 전자기기의 다른 실시예의 블럭도, 제3도는 본 발명에 따른 동기화 제어장치를 구비한 전자기기의 블럭도, 제4도는 제3도의 동작타이밍도.2 is a block diagram of another embodiment of an electronic device having a conventional synchronization control device, FIG. 3 is a block diagram of an electronic device having a synchronization control device according to the present invention, and FIG. 4 is an operation timing diagram of FIG.
Claims (2)
Priority Applications (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950021494A KR970008769A (en) | 1995-07-21 | 1995-07-21 | Synchronization Control Device |
Applications Claiming Priority (1)
Application Number | Priority Date | Filing Date | Title |
---|---|---|---|
KR1019950021494A KR970008769A (en) | 1995-07-21 | 1995-07-21 | Synchronization Control Device |
Publications (1)
Publication Number | Publication Date |
---|---|
KR970008769A true KR970008769A (en) | 1997-02-24 |
Family
ID=66541489
Family Applications (1)
Application Number | Title | Priority Date | Filing Date |
---|---|---|---|
KR1019950021494A KR970008769A (en) | 1995-07-21 | 1995-07-21 | Synchronization Control Device |
Country Status (1)
Country | Link |
---|---|
KR (1) | KR970008769A (en) |
-
1995
- 1995-07-21 KR KR1019950021494A patent/KR970008769A/en not_active Application Discontinuation
Similar Documents
Publication | Publication Date | Title |
---|---|---|
KR950026113A (en) | Data Output Buffer of Semiconductor Memory Device | |
TW242210B (en) | Display control device | |
KR960035410A (en) | Driving device and display device | |
TW374175B (en) | Data output buffer control circuit of synchronous semiconductor memory device | |
KR970023373A (en) | Synchronous semiconductor memory | |
KR970016970A (en) | High Frequency Action Data Output Buffer Control Method of Synchronous Memory | |
KR980006783A (en) | Low cost phase locked motor control method and structure | |
KR960039679A (en) | Driver circuit, receiver circuit and signal transmission circuit | |
KR970008769A (en) | Synchronization Control Device | |
KR910003475A (en) | Sequence controller | |
KR970028966A (en) | Integrated Circuit Input / Output Processor with Improved Timer Performance | |
KR970008266A (en) | Plasma Display Panel Drive | |
KR970068690A (en) | In the loopback test, the data reception circuit (CIRCUIT FOR RECEIVING DATA IN THE LOOP-BACK TEST) | |
KR960005607A (en) | Synchronous Latch Circuit | |
KR960024803A (en) | Clock signal input device of synchronous memory device | |
KR960705427A (en) | SIGNAL PROCESSING UNIT | |
KR970051196A (en) | Clock Synchronization Circuit of Semiconductor Memory | |
KR920701877A (en) | clockwork | |
KR920015717A (en) | Synchronous circuit | |
KR970056530A (en) | interface | |
KR960036530A (en) | PAL type burst synchronization control method and circuit | |
KR930010683A (en) | Input / output scanning module for ship automatic control system using microprocessor | |
KR950029965A (en) | Output circuit of semiconductor memory device | |
KR940023021A (en) | Clock signal selector of dual clock system | |
KR960024802A (en) | Clock Synchronization Control Circuit of System |
Legal Events
Date | Code | Title | Description |
---|---|---|---|
A201 | Request for examination | ||
E902 | Notification of reason for refusal | ||
E601 | Decision to refuse application |