KR910003475A - Sequence controller - Google Patents

Sequence controller Download PDF

Info

Publication number
KR910003475A
KR910003475A KR1019900010497A KR900010497A KR910003475A KR 910003475 A KR910003475 A KR 910003475A KR 1019900010497 A KR1019900010497 A KR 1019900010497A KR 900010497 A KR900010497 A KR 900010497A KR 910003475 A KR910003475 A KR 910003475A
Authority
KR
South Korea
Prior art keywords
cpu
reception means
serial
transmission
serial transmission
Prior art date
Application number
KR1019900010497A
Other languages
Korean (ko)
Inventor
토시히로 이데
히로또 미야자끼
아끼호 히라하타
Original Assignee
다니이 아끼오
마쯔시다덴기산교 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 다니이 아끼오, 마쯔시다덴기산교 가부시기가이샤 filed Critical 다니이 아끼오
Publication of KR910003475A publication Critical patent/KR910003475A/en

Links

Classifications

    • G—PHYSICS
    • G05—CONTROLLING; REGULATING
    • G05B—CONTROL OR REGULATING SYSTEMS IN GENERAL; FUNCTIONAL ELEMENTS OF SUCH SYSTEMS; MONITORING OR TESTING ARRANGEMENTS FOR SUCH SYSTEMS OR ELEMENTS
    • G05B19/00—Programme-control systems
    • G05B19/02—Programme-control systems electric
    • G05B19/18—Numerical control [NC], i.e. automatically operating machines, in particular machine tools, e.g. in a manufacturing environment, so as to execute positioning, movement or co-ordinated operations by means of programme data in numerical form

Abstract

내용 없음.No content.

Description

시퀀스 제어장치Sequence controller

본 내용은 요부공개 건이므로 전문내용을 수록하지 않았음Since this is an open matter, no full text was included.

제1도는 본 발명의 일실시예에 있어서의 시퀀스 제어장치의 입출력 모듀율 및 CPU 모듀율의 블록도,1 is a block diagram of input / output modulus and CPU modulus of a sequence control device according to an embodiment of the present invention;

제2도는 제1도의 구성에 있어서의 버스의 타이밍도.2 is a timing diagram of a bus in the configuration of FIG.

Claims (2)

버스를 개재해서 데이터의 송수신을 행하는 시퀀스제어장치에 있어서 입출력 모듀율에 병렬 송수신수단과, 직렬 승수신 수단을 구비하고, 시스템버스에 상기 직렬 송수신 수단과, 접속되는 직렬데이터 버스를 구비하고, CPU 모듀율에 CPU 병렬 송수신수단과, CPU 직렬 송수신수단과, 상기 CPU 병렬 송수신 수단과, 상기 CPU 직렬 송수신 수단을 절환하는 절환수단을 구비한 것을 특징으로 하는 시퀀스 제어장치.A sequence control apparatus for transmitting and receiving data via a bus, comprising a serial transmission / reception means and a serial multiplier and reception means at an input / output module rate, and a serial data bus connected to the serial transmission / reception means and a system bus on a system bus. And a switching means for switching the CPU parallel transmission / reception means, the CPU serial transmission / reception means, the CPU parallel transmission / reception means, and the CPU serial transmission / reception means at a modulus rate. 제1항에 있어서, 멀티 CPU 구성시에 한쪽의 CPU가 CPU병렬 송수신수단을 선택하고, 다른쪽의 CPU모듈이 CPU 직렬 송수신 수단을 선택하도록 구성한 것을 특징으로 하는 시퀀스 제어장치.2. The sequence control apparatus according to claim 1, wherein one CPU selects the CPU parallel transmission / reception means and the other CPU module selects the CPU serial transmission / reception means in the multi-CPU configuration. ※ 참고사항 : 최초출원 내용에 의하여 공개하는 것임.※ Note: The disclosure is based on the initial application.
KR1019900010497A 1989-07-11 1990-07-11 Sequence controller KR910003475A (en)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP1179563A JPH0343804A (en) 1989-07-11 1989-07-11 Sequence controller
JP1-179563 1989-07-11

Publications (1)

Publication Number Publication Date
KR910003475A true KR910003475A (en) 1991-02-27

Family

ID=16067919

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019900010497A KR910003475A (en) 1989-07-11 1990-07-11 Sequence controller

Country Status (2)

Country Link
JP (1) JPH0343804A (en)
KR (1) KR910003475A (en)

Families Citing this family (6)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JP4584486B2 (en) * 2001-04-27 2010-11-24 株式会社 エニイワイヤ Control and monitoring signal transmission system
JP4527904B2 (en) * 2001-05-29 2010-08-18 株式会社技研製作所 Civil engineering machine system
JP4346539B2 (en) * 2004-11-04 2009-10-21 株式会社東芝 Control device
US8765155B2 (en) 2007-08-30 2014-07-01 Colgate-Palmolive Company Oral care strip or tape and methods of use and manufacture thereof
JP5029906B2 (en) * 2008-02-29 2012-09-19 オムロン株式会社 I / O system
JP6026051B1 (en) * 2015-03-11 2016-11-16 三菱電機株式会社 CPU unit, target unit and PLC system

Also Published As

Publication number Publication date
JPH0343804A (en) 1991-02-25

Similar Documents

Publication Publication Date Title
KR880004380A (en) Bus master with burst transfer mode
KR900005311A (en) Interrupt Control Device
KR910010529A (en) Shift register device
KR850000159A (en) Data transmission system
KR960009411A (en) Interverse buffer
KR970007654A (en) Method and apparatus for data transmission in a controller
KR870010444A (en) Data processor
KR910003475A (en) Sequence controller
KR860700300A (en) Input memory circuit means and its distribution method
KR890001323A (en) Data communication control
KR850006802A (en) Data transmission device
KR850006090A (en) Data transmission system
KR890017605A (en) Data processing device
KR940017435A (en) Method and device for serial bus communication between processors
KR980007357A (en) Matching Device Transmitter in Electronic Switching System
KR970078375A (en) Matching Method between Subprocessor and Device of Electronic Switching System
KR970012569A (en) VCR bidirectional simultaneous serial communication device
KR890015530A (en) Parallel Data Communication Control Circuit in Redundant Processor
KR910010933A (en) Latency Compensation and Line Drive Units for PCM Data Transfer
KR960025129A (en) Control signal regulator between two processors with different pulse rates
KR970016985A (en) High speed data transfer method
KR950022607A (en) Interprocessor communication device in signal service device
KR970007624A (en) Interrupt selection circuit by software control
KR920014324A (en) Data input / output distribution unit
KR870007616A (en) Time Division Multiple Communication I / O Devices

Legal Events

Date Code Title Description
A201 Request for examination
E902 Notification of reason for refusal
SUBM Submission of document of abandonment before or after decision of registration