KR970002391B1 - 데이타 처리장치 - Google Patents

데이타 처리장치 Download PDF

Info

Publication number
KR970002391B1
KR970002391B1 KR1019880011037A KR880011037A KR970002391B1 KR 970002391 B1 KR970002391 B1 KR 970002391B1 KR 1019880011037 A KR1019880011037 A KR 1019880011037A KR 880011037 A KR880011037 A KR 880011037A KR 970002391 B1 KR970002391 B1 KR 970002391B1
Authority
KR
South Korea
Prior art keywords
data
field
information
command
predetermined
Prior art date
Application number
KR1019880011037A
Other languages
English (en)
Korean (ko)
Other versions
KR890005608A (ko
Inventor
마사하루 미우라
순빼이 가와사끼
Original Assignee
미다 가쓰시게
가부시기가이샤 히다찌세이사꾸쇼
가모시다 겐이찌
히다찌마이크로컴퓨터엔지니어링 가부시기가이샤
Priority date (The priority date is an assumption and is not a legal conclusion. Google has not performed a legal analysis and makes no representation as to the accuracy of the date listed.)
Filing date
Publication date
Application filed by 미다 가쓰시게, 가부시기가이샤 히다찌세이사꾸쇼, 가모시다 겐이찌, 히다찌마이크로컴퓨터엔지니어링 가부시기가이샤 filed Critical 미다 가쓰시게
Publication of KR890005608A publication Critical patent/KR890005608A/ko
Application granted granted Critical
Publication of KR970002391B1 publication Critical patent/KR970002391B1/ko

Links

Images

Classifications

    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30181—Instruction operation extension or modification
    • G06F9/30192—Instruction operation extension or modification according to data descriptor, e.g. dynamic data typing
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F7/00—Methods or arrangements for processing data by operating upon the order or content of the data handled
    • G06F7/38—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation
    • G06F7/48—Methods or arrangements for performing computations using exclusively denominational number representation, e.g. using binary, ternary, decimal representation using non-contact-making devices, e.g. tube, solid state device; using unspecified devices
    • G06F7/483—Computations with numbers represented by a non-linear combination of denominational numbers, e.g. rational numbers, logarithmic number system or floating-point numbers
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30018—Bit or string instructions
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30032—Movement instructions, e.g. MOVE, SHIFT, ROTATE, SHUFFLE
    • G—PHYSICS
    • G06—COMPUTING; CALCULATING OR COUNTING
    • G06F—ELECTRIC DIGITAL DATA PROCESSING
    • G06F9/00—Arrangements for program control, e.g. control units
    • G06F9/06—Arrangements for program control, e.g. control units using stored programs, i.e. using an internal store of processing equipment to receive or retain programs
    • G06F9/30—Arrangements for executing machine instructions, e.g. instruction decode
    • G06F9/30003—Arrangements for executing specific machine instructions
    • G06F9/30007—Arrangements for executing specific machine instructions to perform operations on data operands
    • G06F9/30036—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations
    • G06F9/30038—Instructions to perform operations on packed data, e.g. vector, tile or matrix operations using a mask

Landscapes

  • Engineering & Computer Science (AREA)
  • Theoretical Computer Science (AREA)
  • Software Systems (AREA)
  • Physics & Mathematics (AREA)
  • General Physics & Mathematics (AREA)
  • General Engineering & Computer Science (AREA)
  • Mathematical Analysis (AREA)
  • Computing Systems (AREA)
  • Computational Mathematics (AREA)
  • Mathematical Optimization (AREA)
  • Pure & Applied Mathematics (AREA)
  • Mathematical Physics (AREA)
  • Nonlinear Science (AREA)
  • Executing Machine-Instructions (AREA)
  • Complex Calculations (AREA)
  • Information Retrieval, Db Structures And Fs Structures Therefor (AREA)
KR1019880011037A 1987-09-10 1988-08-30 데이타 처리장치 KR970002391B1 (ko)

Applications Claiming Priority (2)

Application Number Priority Date Filing Date Title
JP62226895A JP2613223B2 (ja) 1987-09-10 1987-09-10 演算装置
JP62-226895 1987-09-10

Publications (2)

Publication Number Publication Date
KR890005608A KR890005608A (ko) 1989-05-16
KR970002391B1 true KR970002391B1 (ko) 1997-03-05

Family

ID=16852267

Family Applications (1)

Application Number Title Priority Date Filing Date
KR1019880011037A KR970002391B1 (ko) 1987-09-10 1988-08-30 데이타 처리장치

Country Status (4)

Country Link
US (1) US5327543A (de)
EP (1) EP0307166A3 (de)
JP (1) JP2613223B2 (de)
KR (1) KR970002391B1 (de)

Families Citing this family (53)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
JPH03248226A (ja) * 1990-02-26 1991-11-06 Nec Corp マイクロプロセッサ
US5201056A (en) * 1990-05-02 1993-04-06 Motorola, Inc. RISC microprocessor architecture with multi-bit tag extended instructions for selectively attaching tag from either instruction or input data to arithmetic operation output
JPH05324847A (ja) * 1992-05-13 1993-12-10 Nec Corp 図形描画装置用ｌｓｉ
US5651121A (en) * 1992-12-18 1997-07-22 Xerox Corporation Using mask operand obtained from composite operand to perform logic operation in parallel with composite operand
DE4304198A1 (de) * 1993-02-12 1994-08-18 Itt Ind Gmbh Deutsche Verfahren zur Beschleunigung der Datenverarbeitung eines Signalprozessors
US5751614A (en) * 1994-03-08 1998-05-12 Exponential Technology, Inc. Sign-extension merge/mask, rotate/shift, and boolean operations executed in a vectored mux on an ALU
US5590352A (en) * 1994-04-26 1996-12-31 Advanced Micro Devices, Inc. Dependency checking and forwarding of variable width operands
DE69516817T2 (de) * 1994-11-14 2000-12-07 Nec Corp., Tokio/Tokyo Peripheriegerät zur Ausführung von Bitfeldbefehlen
NL9401923A (nl) * 1994-11-17 1996-07-01 Gti Holding Nv Werkwijze en inrichting voor het in een veiligheidssysteem verwerken van signalen.
IL116210A0 (en) * 1994-12-02 1996-01-31 Intel Corp Microprocessor having a compare operation and a method of comparing packed data in a processor
EP1265132A3 (de) * 1994-12-02 2005-02-09 Intel Corporation Mikroprozessor mit Packfunktion für zusammengesetzte Operanden
US6643765B1 (en) * 1995-08-16 2003-11-04 Microunity Systems Engineering, Inc. Programmable processor with group floating point operations
US7395298B2 (en) * 1995-08-31 2008-07-01 Intel Corporation Method and apparatus for performing multiply-add operations on packed data
US6385634B1 (en) 1995-08-31 2002-05-07 Intel Corporation Method for performing multiply-add operations on packed data
US5826071A (en) * 1995-08-31 1998-10-20 Advanced Micro Devices, Inc. Parallel mask decoder and method for generating said mask
JP3433588B2 (ja) * 1995-10-19 2003-08-04 株式会社デンソー マスクデータ生成回路及びビットフィールド操作回路
US5815421A (en) * 1995-12-18 1998-09-29 Intel Corporation Method for transposing a two-dimensional array
US5907842A (en) * 1995-12-20 1999-05-25 Intel Corporation Method of sorting numbers to obtain maxima/minima values with ordering
US20030054359A1 (en) * 1997-06-16 2003-03-20 Genentech, Inc. Secreted and transmembrane polypeptides and nucleic acids encoding the same
US6285996B1 (en) 1997-07-10 2001-09-04 International Business Machines Corp. Run-time support for user-defined index ranges and index filters
US6278994B1 (en) 1997-07-10 2001-08-21 International Business Machines Corporation Fully integrated architecture for user-defined search
US6192358B1 (en) 1997-07-10 2001-02-20 Internatioanal Business Machines Corporation Multiple-stage evaluation of user-defined predicates
US6219662B1 (en) 1997-07-10 2001-04-17 International Business Machines Corporation Supporting database indexes based on a generalized B-tree index
US6253196B1 (en) 1997-07-10 2001-06-26 International Business Machines Corporation Generalized model for the exploitation of database indexes
US6266663B1 (en) 1997-07-10 2001-07-24 International Business Machines Corporation User-defined search using index exploitation
US6052522A (en) * 1997-10-30 2000-04-18 Infineon Technologies North America Corporation Method and apparatus for extracting data stored in concatenated registers
US6041404A (en) * 1998-03-31 2000-03-21 Intel Corporation Dual function system and method for shuffling packed data elements
US6125406A (en) * 1998-05-15 2000-09-26 Xerox Corporation Bi-directional packing data device enabling forward/reverse bit sequences with two output latches
US6065066A (en) * 1998-06-02 2000-05-16 Adaptec, Inc. System for data stream packer and unpacker integrated circuit which align data stored in a two level latch
US6389425B1 (en) 1998-07-09 2002-05-14 International Business Machines Corporation Embedded storage mechanism for structured data types
US6209012B1 (en) * 1998-09-02 2001-03-27 Lucent Technologies Inc. System and method using mode bits to support multiple coding standards
JP3744285B2 (ja) * 1999-10-29 2006-02-08 日本電気株式会社 シフトレジスタ及びその制御方法
GB0024312D0 (en) 2000-10-04 2000-11-15 Advanced Risc Mach Ltd Single instruction multiple data processing
US6542963B2 (en) * 2001-01-10 2003-04-01 Samsung Electronics Co., Ltd. Partial match partial output cache for computer arithmetic operations
US6738792B1 (en) 2001-03-09 2004-05-18 Advanced Micro Devices, Inc. Parallel mask generator
US6604169B2 (en) 2001-06-01 2003-08-05 Microchip Technology Incorporated Modulo addressing based on absolute offset
US20020184566A1 (en) 2001-06-01 2002-12-05 Michael Catherwood Register pointer trap
US6985986B2 (en) * 2001-06-01 2006-01-10 Microchip Technology Incorporated Variable cycle interrupt disabling
US6975679B2 (en) 2001-06-01 2005-12-13 Microchip Technology Incorporated Configuration fuses for setting PWM options
US6934728B2 (en) 2001-06-01 2005-08-23 Microchip Technology Incorporated Euclidean distance instructions
US6976158B2 (en) 2001-06-01 2005-12-13 Microchip Technology Incorporated Repeat instruction with interrupt
US7467178B2 (en) 2001-06-01 2008-12-16 Microchip Technology Incorporated Dual mode arithmetic saturation processing
US6937084B2 (en) 2001-06-01 2005-08-30 Microchip Technology Incorporated Processor with dual-deadtime pulse width modulation generator
US6728856B2 (en) 2001-06-01 2004-04-27 Microchip Technology Incorporated Modified Harvard architecture processor having program memory space mapped to data memory space
US6952711B2 (en) 2001-06-01 2005-10-04 Microchip Technology Incorporated Maximally negative signed fractional number multiplication
US6601160B2 (en) 2001-06-01 2003-07-29 Microchip Technology Incorporated Dynamically reconfigurable data space
US7003543B2 (en) * 2001-06-01 2006-02-21 Microchip Technology Incorporated Sticky z bit
US6552625B2 (en) 2001-06-01 2003-04-22 Microchip Technology Inc. Processor with pulse width modulation generator with fault input prioritization
US7007172B2 (en) 2001-06-01 2006-02-28 Microchip Technology Incorporated Modified Harvard architecture processor having data memory space mapped to program memory space with erroneous execution protection
US7020788B2 (en) 2001-06-01 2006-03-28 Microchip Technology Incorporated Reduced power option
US20040021483A1 (en) * 2001-09-28 2004-02-05 Brian Boles Functional pathway configuration at a system/IC interface
US6552567B1 (en) 2001-09-28 2003-04-22 Microchip Technology Incorporated Functional pathway configuration at a system/IC interface
US7430578B2 (en) * 2001-10-29 2008-09-30 Intel Corporation Method and apparatus for performing multiply-add operations on packed byte data

Family Cites Families (8)

* Cited by examiner, † Cited by third party
Publication number Priority date Publication date Assignee Title
US4139899A (en) * 1976-10-18 1979-02-13 Burroughs Corporation Shift network having a mask generator and a rotator
US4241396A (en) * 1978-10-23 1980-12-23 International Business Machines Corporation Tagged pointer handling apparatus
FR2455315B1 (fr) * 1979-04-23 1986-10-24 Anvar Procede pour fournir un resultat de calcul numerique avec le nombre de chiffres significatifs exacts dans ce resultat et dispositif de calcul numerique mettant en oeuvre ce procede
FR2550362A1 (fr) * 1983-08-05 1985-02-08 Cazor Denis Automate de traitement des incertitudes dans les processeurs arithmetiques numeriques
JPS6123998A (ja) * 1984-07-13 1986-02-01 株式会社日立製作所 使用済フツ化ナトリウム吸着剤の再生方法
US4896258A (en) * 1985-07-04 1990-01-23 Hitachi, Ltd. Data processor provided with instructions which refer to both tagged and tagless data
JPS62154023A (ja) * 1985-12-26 1987-07-09 Panafacom Ltd オペランド・デ−タのマスク読み出し制御方式
US4847802A (en) * 1986-06-12 1989-07-11 Advanced Micro Devices, Inc. Method and apparatus for identifying the precision of an operand in a multiprecision floating-point processor

Also Published As

Publication number Publication date
EP0307166A3 (de) 1991-03-27
KR890005608A (ko) 1989-05-16
JP2613223B2 (ja) 1997-05-21
JPS6468829A (en) 1989-03-14
EP0307166A2 (de) 1989-03-15
US5327543A (en) 1994-07-05

Similar Documents

Publication Publication Date Title
KR970002391B1 (ko) 데이타 처리장치
Cannon A cellular computer to implement the Kalman filter algorithm
US4079451A (en) Word, byte and bit indexed addressing in a data processing system
US6009451A (en) Method for generating barrel shifter result flags directly from input data
DE3587833T2 (de) Arithmetische und logische Einheit mit erweiterter Funktion.
US4225934A (en) Multifunctional arithmetic and logic unit in semiconductor integrated circuit
US4047247A (en) Address formation in a microprogrammed data processing system
JPH07210369A (ja) 並列加算および平均演算を行うための回路およびその方法
GB1129660A (en) Data processors
JPS6019809B2 (ja) デ−タ処理装置
JPH02136920A (ja) データ処理回路
KR0142334B1 (ko) 확장된 비트 슬라이스 프로세서 산술논리 연산 유니트
US4317170A (en) Microinstruction controlled data processing system including micro-instructions with data align control feature
EP0173466B1 (de) Mikrobefehlsteuerung
JPS5847053B2 (ja) デ−タ処理装置
US4954947A (en) Instruction processor for processing branch instruction at high speed
US4503511A (en) Computing system with multifunctional arithmetic logic unit in single integrated circuit
EP0068109B1 (de) Verarbeitungschips einer arithmetischen und logischen Einheit
US4309753A (en) Apparatus and method for next address generation in a data processing system
US4754424A (en) Information processing unit having data generating means for generating immediate data
JPS6227412B2 (de)
US4812970A (en) Microprogram control system
US5479620A (en) Control unit modifying micro instructions for one cycle execution
JPH1091395A (ja) プロセッサ
ES457282A1 (es) Perfeccionamientos en logicas secuenciales programables.

Legal Events

Date Code Title Description
A201 Request for examination
G160 Decision to publish patent application
E701 Decision to grant or registration of patent right
GRNT Written decision to grant
FPAY Annual fee payment

Payment date: 20010302

Year of fee payment: 5

LAPS Lapse due to unpaid annual fee